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English Abstract:
Anodic silicon dioxide (Si02) thin film is growth on p- and n-type silicon (Si) and p-type 4H-silicon
carbide (SiC) substrate with the thickness ranging from 50-130 nm. Si substrate is used to study the
effect of anodization process parameters, which are applied voltage, oxidation time, and electrolyte
concentrations. Anodization of SiC substrate is done in a constant parameter of, 20 V, 30 s, with 10
gIl phosphoric acid (HaP04) as electrolyte. After anodization, the anodic Si02 films has annealed at
500,600,700, and 800 aC. Chemical analysis via FTIR and XRD shows Si02 being formed on the
substrate. Surface morphology shows a quality Si02 film successfUlly formed without obvious
defects. Surface roughness is reducing as annealing temperature increased. Refractive index and
density value are decreasing with annealing temperature due to evaporation of contamination
leaving pores in oxidized film. A sponge model is proposed to explain this phenomenon. Lastly,
electrical properties shows that leakage current density (with lowest value at 6 MVcm-1 is 2.5 x 10-5
Acm-2) become lower as annealing temperature increased. This is explained by high slow trap
density and decrease in effective oxide charge density (Qeff) along with removal of carbon clusters.
Conductive atomic force microscopy (C-AFM) analysis presents an agreement with the normal
current-voltage characteristics. Reliability of oxidized film increased as the annealing temperature
increases. The current conduction mechanism through the oxidized film is due to Fowler-Nordheim
(F-N) tunneling.
Malay Abstract:
Filem nipis Si02 tersadur anod telah ditumbuhkankan di atas substrat silikon (Si) jenis p dan n serta
silikon karbida jenis-p dengan ketebalan dalam julat 50-130 nm. Substrat Si adalah digunakan
untuk menyelidik kesan parameter proses pengoksidaan tersadur anod iaitu, voltan kenaan, masa
pengoksidaan, dan kepekatan elektrolit. Proses pengoksidaan tersadur anod atas substrat SiC
dijalankan dengan parameter tentu iaitu, 20 V, 30 s, dan 10 gIl asid fosforik (HaP04) sebagai
elektrolit. Selepas pengoksidaan, filem Si02 telah disepuh Iindap pada suhu 500, 600, 700, and 800
aC. Analisis kimia melalui FTIR dan XRD telah menunjukkan filem Si02 berjaya difabrikasi.
Morfologi permukaan menunjukkan bahawa filem Si02 dibentuk tanpa kecacatan nyata. Kekasaran
permukaan menurun semasa suhu sedup lindap ditingkatkan. Indeks biasan dan ketumpatan filem
menurun semasa peningkatan suhu sedup Iindap kerana penyejatan cemaran dalam filem dan
meninggalkan liang di dalamnya. Suatu model pemampung telah digunakan untuk menjelaskan
fenomena ini. Akhirnya, sifat elektrikal menunjukkan ketumpatan arus bocoran (dengan nilai
minimum pads 6 MVcm-1 ialah 2.5 x 10-5 Acm-2) menurun semasa suhu sedup Iindap meningkat.
Hal ini dapat dijelaskan dengan peningkatan ketumpatan perangkap lambat dan penurunan dalam
ketumpatan cas oksida berkesan (Qeff) bersama dengan perlepasan gugus karbon. Pencirian
dengan mikrosopi daya atomic berkonduksi (C-AFM) menunjukkan suatu persamaan dengan
pengukuran arus-voltan biasa. Kebolehharapan untuk filem teroksida meningkat semasa suhu
sedup Iindap meningkat. Mekanisme konduksi arus dalam filem teroksida adalah disebabkan oleh
penorowong Fowler-Nordheim.
5
Ir. Dr. Cheon
From:
Sent:
To:
Subject:
KuanYew
em.sur.0.ab312.44c8f543@editorialmanager.com on behalf of Surface Engineering[sur.ed@materials.org.uk]
Friday, May 02, 2008 8:12 PM
cheong@eng.usm.my
Your submission to Surface Engineering
Ref.: SUR196R2
Structural Characterisation of Anodic 8i02 Thin Films on N-Type Si Surface Engineering
Dear Dr. Cheong
Thank you for submitting a revised version of the above submission and your response to
the comments made by the reviewers. I am pleased to confirm that the paper is accepted for
pUblication in Surface Engineering. It was accepted on 02/05/2008
Please ensure that you have supplied a text file prepared according to the specification
in the instructions to authors (see http://www.maney.co.uk/journals/notes/surfaceeng) and
a high resolution image file of each figure. Failure to do this may result in a delay in
the typesetting of your paper.
Please contact us immediately if you wish to make any changes to the final submitted
version of your paper. We will contact you again only if problems arise with the text or
figure files. Otherwise the paper will be passed to the Production Department and you will
receive PDF proofs by email in the near future. If you require further information on the
progress of your paper, please contact the Production Editor at se@materials.org.uk.
Thank you for SUbmitting your work to Surface Engineering.
With kind regards
T 8 8udarshan, Ph.D
U8 Editor
Surface Engineering
1
3rd Colloquium on Postgraduate Research
Colloquium on Materials, Minerals and Polymers 2007 (MAMIP2007)
School ofMaterials & Mineral Resources Engineering, USM
MAT04/27A
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Abstract
Anodic oxidation ofSiC is an alternative thin film formation method to solve slow growth rate of
thermal oxide films. In this article, a briefreview on the development ofthis method on SiC will be
presented.
Introduction
Silicon carbide (SiC) is currently under intensive investigation as an enabling material for a variety
of new semiconductor devices in areas where silicon devices cannot effectively compete. These
include high-power, voltage, and temperature applications. SiC has created its own applications
niche where its unique material properties--high electric breakdown field, high thermal
conductivity, and high saturated electron drift velocity-give this material significant advantages
(Table 1).
Table 1: Comparison of room temperature properties of SiC, Si and GaAs (Brown et aI., 1996).
Semiconductor 61I-SiC Si GaAs
Band gap (eV) 2.90 1.12 1.43
Thermal conductivity (Wcm'IC·I) 5.0 1.5 0.5
Saturated electron drift velocity (cms' l ) 2 x 10' I X lO' 5 x lO°
Electron mobility (cm:zy-Is'I) 250 1400 8500
Hole mobility (cm:zyIS'I) 50 600 400
Breakdown electric field (Vem'I) 40 x lO' 3 x lO' 4 x 10'
Dielectric constant (dimensionless) 10.0 11.8 12.8
In order to utilize SiC as an electronic material of metal-oxide-semiconductor (MOS) based devices,
the process and technology of gate oxide formation on SiC is extremely important. Thennal
oxidation is commonly used to grow Si02 gate on SiC. However, it is a high thermal budget and
slow growth rate process. In order to solve these two issues, an alternative oxide deposition/growth
method needs to be developed. One of the potential methods is anodization.
Anodic Oxidation
Figure 1 shows a representative of experimental set up used in· anodic oxidation. Using
electrochemical terminology the conducting solution is known as electrolyte and the positive and
negative metal conductors are anode (SiC) and cathode, respectively (Sydney et aI., 1975).
Electrolysis is initiated when a quantity of electricitY, passing through the electrolyte, is equal to the
product of the current strength and the time of current flow. It is described as w=ItWIF, where w is
the weight in grams of the electro-active compound that has been reacted, I is the current strength
expressed in amperes, t is the time of current passage in seconds, W is the equivalent weight of the
reactant and F is the constant of Faraday which is 96500 C for most purpose used (Sydney et aI.,
1975). Therefore, the thickness or the rate of oxidation is depends on current, time, and concentration
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of the electrolytes. By changing these parameters, the anodization rate and oxide quality can be
optimized.
Figure! : Experimental assembly typically used in electrochemical synthesis (Sydney et aI., 1975).
Characterization and Results
So far, anodic oxidation of SiC has been employed to fabricate porous SiC. However, not many
literatures have been reported on using this method to grow thin film. Restelli et aI. (1974) reported
that anodic oxide films up to 250-nm thick have been grown on SiC by anodizing p- or n-type
crystals in a constant current mode, in a diethylene glycol-KN03 solution. Mikami et al. (2004)
reported that, by using HF, HN03, and H20 as electrolytes with pH 3.5 and photocurrent density of 1
mAlcm
2
, a 3.6-J.llll thick Si02 film has been formed on 4H SiC. It was found that the quality of
anodic film is not as good as thermally nitrided Si02 as pin-holes are randomly distributed on the
surface of the film and a rougher SiC-Si02 interface is observed. This is attributed to the etching
effect of HF.
Conclusion
Anodic oxidation can be performed using a simple instrument at room temperature. It is an
alternative method to prepare oxide films on SiC due to its low processing and
instrumentation cost.
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Abstract
Si02 thin film has been grown on p-type 4H Silicon
carbide using anodization method. Approximately 50-
nm thick Si02 has been obtained using this room-
temperature growth technique. In order to densify the
film, rapid thermal annealing has been performed at
500 to 80(f'C at Ar2 ambient. The annealing time
ranges from lOs. This paper reports on the effects of
RTA on the physical and electrical properties of the
films. Fourier transform infrared and Filmetric have
been employed to study the chemical bonding and the
thickness of the film. Atomic force microscope has
been used to investigate the topography and surface
roughness. Leakage current through the oxide has
been obtained from current-voltage measurement. It
has found that SiD2 film annealed at 60(f'C has
demonstrated the lowest leakage current and it has
been attributed to the film porosity and density but the
surface roughness and topography has no direct
influence on the leakage current.
I. INTRODUCTION
The insufficient capability to block high voltage
and to withstand high temperature has limited the
usage Of silicon (Si) in high temperature and high
power metal-oxide-semiconductor (MOS) devices [1].
One of the most promising approac~es to replace St is
by silicon carbide (SiC), which is known as the 3rd
generation semiconductor with wider bandgap [2]. SiC
has higher breakdown electric field in order to allow
the design of SiC-based MOS devices with higher
blocking voltage. Besides, it is also physically rugged
and chemically inert, which is an advantage for the
devices to operate in harsh environments [3]. Although
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SiC has advantages in terms of physical, chemical, and
electrical properties if compare with Si, it is still
unable to compete with Si-based devices in the areas
of low cost, functional density, good gate oxide
quality, and moderate temperature applications [1]. In
order to commercialize SiC-based device, good quality
oxide film with low cost fabrication technique is
required. However, the conventional thermal oxidation
is used to grow gate oxide on SiC using temperature as
high as 1000 °C. Moreover, the thermal oxidation rate
is extremely low for 4H- and 6H-SiC (001) [4].
Therefore, investigation is still in progress to search
for alternative methods to produce gate oxide with
quality comparable to thermal oxide. One of the
methods is anodic oxidation [5]. This method can be
performed by using simple instruments at room
temperature [4]. Due to the low thermal requirements,
it is known as a low cost process compare to thermal
oxidation.
Anodic oxidation of SiC has been employed to
fabricate porous SiC and thin porous films [6, 7]. On
the other hand, fabricating Si02 film on SiC by this
method have only been reported by Restelli et al.
(1974) [8] and Mikami et at. (2005) [9]. The oxidation
rate and thermal requirement for these experiments are
far more exceed the conventional thermal oxidation
process. However, the oxide quality that have been
reported were poor as micropores have been revealed
under scanning electron microscope. In this work, an
improved version of an anodic oxide on 4H SiC is
demon*ated and reported. This pore-free oxide has
been produced by anodization of p-type 4H SiC using
a mixture of phosphoric acid (H3P04) and deionized
water as electrolyte. Subsequently after the
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anodization, rapid thermal annealing has been
performed.
II. EXPERIMENTAL PROCEDURE
P-type <1000> oriented 4H-SiC wafer with
resistivity of 2.10 'o-cm, 1.20· x 1016 doping
concentration, and thickness of 358 Jlm were used in
this study. Before the anodic oxidation, the wafers
were subjected to an RCA cleaning. After the cleaning
process, the wafers were underwent anodization
process. Figure I shows the set-up for the anodization
cell. The cut wafer was attached on a 10-mm diameter
exposed window. An aluminum plate was fixed at the
back of the wafer and it was acting as an anode in the
cell. The cell was then filled with electrolyte, which
consisted of a mixture of H3P04 and deionized water
(10 gil). The surface, which will be oxidized was
contacted with the electrolyte through the exposure
window. Platinum (Pt)-electrode acting a cathode was
immersed in the electrolyte. A power supply was
connected to both anode and cathode. Voltage (20 V)
was supplied to the cell enable an electrochemical
process to take place. The anodization was performed
for 30 s.
anodized film by this process, samples was underwent
several processes to deposit metal gate on top of the
anodic oxide and to define areas for capacitors. A
MOS capacitor with area of 9.5865 cm·2 was used for
the electrical characterization.
III. RESULTS AND DISCUSSION
All of the anodic oxides, after annealed, are free
from micropores as a typical surface of the oxide is
shown in Figure 2. The surface morphology is much
better than the reported one [9].
Figure 2. FE-SEM micrograph ofan anodic oxide annealed at
600°C.
500·800 700 800
wavenumber (cn,')
900
Cleaned SIC
tooO
Figure 3. Transmittance mode ofFTIR spectra for anodic oxide
annealed at different temperatures.
Figure 3 compares FTIR results of annealed
oxides and cleaned SiC wafer. Two 'absorption peaks
representing Si-C bond are recorded at approximately
615 and 625 cm-l [10] for all samples. These are
originated from the SiC wafer. Meanwhile, for
annealed samples, a 455 cm'l absorption peak is being
detected. This is associated with Si-O-Si (rocking)
bond [10], which is originated from Si02 film.
Therefore, it has proven that a layer of Si02 is grown
on SiC wafer.
Figure 1. Experimental set up ofan anodization cell.
After anodization, the samples were underwent a
rapid thermal annealing process at different
temperatures (500, 600, 700, and 800°C) for 10 s, in
Ar using a rapid thermal processor system (JIPELEC
JetFirst 150). The annealed samples were then
measured by a Filmetrics F20 Thin-Film Analyzer in
order to determine the oxide thickness and refractive
index. Three different locations in a film were
measured. Besides, the samples were inspected under
an optical microscope and field emission scanning
electron microscope (FE-SEM). Fourier Transform
Infra-Red (FTlR) analysis was carried out to analyze
chemical bonding of the grown oxide. Atomic Force
Microscopy is used to analysis the surface roughness
and topography of the oxide. Current-voltage (I-V)
measurement (KEITHLEY 238 High Current Source
Measurement Unit) was performed to evaluate the
electrical property of the oxide. To characterize the
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Figure 6. Surface topography ofanodic oxide annealed at (a) 500,
(b) 600, (c) 700, and (d) 800·C.
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Figure 6 shows surface topography for the anodic
oxide annealed at different temperatures. Protrusions
with different size and shape have be~n revealed after
the oxide has been annealed. The reasons of these
structures to form at different temperatures have yet
been identified.
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Figure 5. A comparison of film density, porosity, and dielectric
constant for anodic oxide annealed at different temperatures.
Figure 4. Refractive index as a function ofannealing temperature.
The thickness of the annealed oxides was then
measured and all of them were approximately 50-nm
thick. Using Filmetric system, refractive index (n) of
the film was recorded (Figure 4). Oxide annealed at
600°C has demonstrated a higher n value if compared
with others. However, these value (1 A1-1.45) are close
to those reported by Restelli et aZ. (1.46) [10].
From the n value, film density (p), porosity (ll),
and dielectric constant (k) can be deduced, using the
following equations [II].
p=(n-I)/O.202 (1)
n = I - (p / ps) (2)
where Ps= 2.27 and it is the density of thermally grown
Si02 film, and
k = I + 1.28p (3)
The calculated values for n, k, and n is presented in
Figure 5. It has shown that both film density and
dielectric constant are having a similar trend as the
annealing temperature increases and a reverse trend
has been revealed in film porosity. Based on the
calculation, anodic oxide annealed at 600°C has
demonstrated the lowest porosity; therefore, the film
density is the highest.
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Root-mean-square (RMS) surface roughness of the
annealed oxides is presented in Figure 7. The
roughness is increasing as the annealing temperature
increases. This may be attributed to the coarsening of
grain.
:: 45,-------- -,
..
c
-§, 40
5Q: 35
Vi
::!: 30
Q:
;- 25
..6- 20
lQ
~ 15
=F 10gQ: 051.---.- ...... ....
500 600 700 800
Annealing Temperature (oC)
Figure 7. Root-mean-square roughness of the anodic oxide surface
as a function of annealing temperature.
Figure 8 shows the current density as a function of
applied electric field for anodic oxides annealed at
different temperatures. The lowest leakage current
density is obtained from oxide annealed at 600DC and
700DC. While the highest leakage current density is
revealed in oxide annealed at 800DC. Between oxides
annealed at 600 and 700DC, the former oxide has
demonstrated a higher breakdown field (more than -12
MV/cm) whereas the later oxide is broken at
approximately -3 MV/cm. Therefore, it can be
concluded that anodic oxide annealed at 600DC is
having the lowest leakage current density. This may be
attributed to the lowest porosity in the oxide. In
general, a smoother surface usually demonstrates a
lower leakage current density. However, it is not
revealed in this work. The reason for this is still
unknown. Further analysis is being performed.
10' ,..------ ....,
,
,
o -2 -4 ·6 -8 ·10 .12
Electric Field. E (MVcm")
Figure 8. Current density-electric field plots as a function of
annealing temperature.
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IV. CONCLUSIONS
In conclusion, approximately 50-nm thick anodic
Si02 film was successfully grown on p-type 4H-SiC.
The effect of rapid thermal annealing at different
temperatures (500 - 800DC) on the physical and
electrical properties of the film was investigated. By
using FTIR analysis, the film was identified as Si02, in
which Si-O-Si bonds was detected. The surface
morphology of the films was smooth and defect free
when inspected under FE-SEM. Atomic force
microscope was used to evaluate surface topography
and roughness of the films. Film annealed at 600DC
had demonstrated the lowest porosity and lowest
leakage current density.
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Abstract
Anodic silicon dioxide (Si02) thin film is growth on p- and n-type silicon (Si) and p-
type 4H-silicon carbide (SiC) substrate with the thickness ranging from 50-130 nm. Si
substrate is used to study the effect of anodization process parameters, which are
applied voltage, oxidation time, and electrolyte concentrations. Anodization of SiC
substrate is done in a constant parameter of, 20 V, 30 s, with 10 gil phosphoric acid
(H3P04) as electrolyte. After anodization, the anodic Si02 films has annealed at 500,
600, 700, and 800°C. Chemical analysis via FTIR and XRD shows Si02being formed
on the substrate. Surface morphology shows a quality Si02 film successfully formed
without obvious defects. Surface roughness is reducing as annealing temperature
increased. Refractive index and density value are decreasing with annealing
temperature due to evaporation of contamination leaving pores in oxidized film. A
sponge model is proposed to explain this phenomenon. Lastly, electrical properties
shows that leakage current density (with lowest value at 6 MVcm-1 is 2.5 x 10-5 Acm-2)
become lower as annealing temperature increased. This is explained by high slow trap
density and decrease in effective oxide charge density (Qeff) along with removal of
carbon clusters. Conductive atomic force microscopy (C-AFM) analysis presents an
agreement with the normal current-voltage characteristics. Reliability of oxidized film
increased as the annealing temperature increases. The current conduction mechanism
through the oxidized film is due to Fowler-Nordheim (F-N) tunneling.
,
xvi
Chapter 1 Introduction
1.1 Silicon carbide (SiC) as an electronic material
Silicon (Si) has dominated the semiconductor industry for numerous reasons. One of
the reasons is that it can be thermally oxidized to form Si02, which is an excellent
insulator suitable to fabricate stable metal-oxide-semiconductor (MaS) devices. This
unique fact has led to the development and fabrication ofMaS-based devices that have
dominated the semiconductor industry since 1960s (Dimitrijev and lamet, 2003).
Evolutionary improvements in Si-based power devices through better device designs,
processing techniques, and material quality have led to great advancements in power
systems in the last four decades. However, many commercial power devices are now
approaching the theoretical performance limits offered by the Si in terms of the
capability to block high voltage, provide low on-state voltage drop, and switch at a high
frequency. Therefore, in the past decades, many power system designers have been
looking for alternative solutions in order to improve the performance of advanced
power devices. One of the most promising approaches is to replace Si, as the material
of choice for fabrication of power devices, with a wider bandgap semiconductor and
acceptable bulk mobility. A revolution is now underway to exploit the excellent
properties of silicon carbide (SiC) for the realization of high performance, next
generation power devices. The excellent properties of this material include higher
- 1 -
breakdown electric field, wider bandgap, and higher thermal conductivity than silicon.
A high breakdown electric field allows the design of SiC power devices with thinner
and higher doped blocking layers. The large bandgap of SiC results in a much higher
operating temperature and higher radiation hardness. The high thermal conductivity of
SiC (4.9 °CIW) allows dissipated heat to be more readily extracted from the device.
Hence, a larger power can be applied to the device for a given junction temperature
(Singh, 2006). SiC is also physically rugged and chemically inert, which is an
advantage for semiconductor devices required for operating in harsh environments
(Siergiej et al., 1999).
Owing to the fact that SiC can be thermally oxidized in a similar fashion as Si places
this wide bandgap semiconductor in a unique position. Although SiC offers substantial
advantages over Si, in terms of physical properties and thermal stability, it cannot
compete with Si-based devices in the areas of low cost, functional density, and
moderate temperature applications. However, SiC has created its own applications
niche where its unique material properties give these material significant advantages.
Infmeon Technologies and CREE, INC. are now selling the first commercial SiC power
devices and SiC metal oxide semiconductor field effect transistors (MOSFETs) are also
,
approaching commercialization (Dimitrijev and lamet, 2003).
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1.2 Statement of the problem
The oxide formation processes for a MOS structure are important in SiC device
processes and technology. However, the thermal oxidation of SiC requires high
temperature over 1000 °c. The thermal oxidation rate is extremely low for 4H- and
6H-SiC (001). Therefore, alternative methods for oxidation have to be investigated to
improve oxidation rate and to decrease the requirements for high temperature
processes.
One of the methods to address these issues is by anodic oxidation. This method can be
performed by using simple instruments at room temperature, which is shown in Fig. 1.1.
This is a low cost process compare to thermal oxidation. So far, anodic oxidation of
SiC has been employed to fabricate porous SiC (Jessensky et ai. 1997) and thin porous
films (Parkhutik et ai. 1997), however the oxidation process and film composition have
not been clarified yet. On the other hand, fabricating SiOz film on SiC by this method
have only been reported by Restelli et ai. (1974) and Mikami et al. (2005). The
oxidation rate and thermal requirement for these experiments are far more exceed the
conventional thermal oxidation process. Quality of the oxide formed and thickness
controlling is the major problem from both of the reporter. Besides, there is no
electrical investigation about the anodic oxide formed in both of the publications.
Therefore, a detailed study on fabrication of anodic oxidation SiOz film on SiC
substrates with effective characterization have to be carried out.
- 3 -
Teflon cell
hy~200t\fll­
400nm
UV light
Figure 1.1 : Example equipment components (Mikami et al., 2005).
1.3 Scope of the study
In this research, fabrication of Si02 films on 4H-SiC substrate by usmg anodic
oxidation is being studied. The first part of the research will be carried out by study of
the effect of different parameter on the properties of oxide formed. The parameter, such
as applied voltage, concentration of electrolytes, and oxidation time will be studied.
These parameters will be altered and the effects on quality of oxidation film, oxidation
rate, and thickness of oxide formed will be studied. The second part of the research is
the studies on effect of post annealing on different temperatures in nitrogen gas to the
oxides formed. Lastly, characterization of the oxide formed will being carried out.
Properties, such as surface morphology, oxide thickness, films composition, electrical
properties, and charge transfer mechanisms in the thin films will be characterized and
analyzed.
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1.4 Objectives
The main purposes ofthis research study are :-
a) To fabricate Si02 films with thickness ranging from 50 to 130 urn by anodic
oxidation on single crystal p-type 4H-SiC (0001).
b) To evaluate the relationship between growth rate, oxide thickness, and quality of
films formed with type ofelectrolyte, time of oxidation, and applied voltage.
c) To study the effect ofannealing temperatures in post annealing processes.
d) To characterize the films formed by using different kind oftechniques.
e) To determine the mechanisms ofcharge transfer through the films.
1.5 Report structure
This introductory chapter provides some of the comments on the development of the
SiC, problem statement, scope of the study and objectives of this research. The second
chapter provides several fundamental about properties and structure of SiC, theoretical
backgrounds relevant to the anodic oxidation, summarizes some of the earlier work on
the preparation of Si02 on Si and SiC substrate with their properties. The third chapter
explains how to prepare and characterize samples. The fourth chapter presents the
details of result obtained and explanation behind the fmding. The thesis ends with a
short chapter (Chapter 5) containing the concluding remarks and suggestion for further
work.
Chapter 2 Literature Review
2.1 Silicon Carbide (SiC)
SiC is currently under intensive investigation as an enabling material for a variety of
new semiconductor devices in areas where Si-based devices cannot effectively compete.
These include high-power, high-voltage switching applications, high-temperature and
high-power microwave (1-10 GHz regime) applications (Siergiej, et ai., 1999). SiC is
attractive for these applications because of its extreme thermal stability, wide bandgap,
and high breakdown field. The thermal stability promises long-term reliable operation
at high temperatures, but it also presents problem in certain fabrications steps, such as
selective doping, where impurities must be introduced by ion implantation due to the
exceedingly low diffusion coefficients of common dopant impurities at reasonable
processing temperatures (Cooper, 1997). Because of the wide bandgap (2.90 and 3.25
eV for the 6H and 4H polytypes, respectively), leakage currents in SiC are many orders
of magnitude lower than in Si and the intrinsic temperature is well over 800°C. These
electronic properties make SiC attractive for high-temperature electronic applications.
In addition, the breakdown field in SiC is around 8x higher than in Si. This is critical
for power switching devices, since the' specific on-resistance scales inversely as the
cube of the breakdown field (Brown et al.,1996). Thus, SiC power devices are expected
to have specific on-resistance 100-200x lower than comparable Si-based devices.
Finally SiC is the only compound semiconductor, which can be thermally oxidized to
form a high quality native oxide (SiOz). This has makes it possible to fabricate
metal-oxide-semiconductor field effect transistors (MOSFETs) (Cooper, 1997). Table
2.1 shows the comparison of the properties of6H-SiC, 4H-SiC, Si and GaAs.
Table 2.1 : Comparison of the properties of SiC, Si and GaAs at room temperature
(Brown et al., 1996, Casady et al., 2001, Cree, 2007).
Semiconductor 4H-SiC 6H-SiC Si GaAs
Bandgap (eY) 3.25 2.90 1.12 1.43
Thermal conductivity 4.9 5.0 1.5 0.5
(Wcm-IC-I)
Saturated electron drift 2 x 105 2 X 105 1 X 105 5 X 106
velocity (ems-I)
Electron mobility 800 250 1400 8500
(c-axis) (cm2y.Is-l )
Hole mobility (c-axis) 140 50 600 400
(cm2y.Is·l )
Breakdown electric 30 x 105 40 X 105 3 X 105 4 X 105
field (Ycm-I)
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2.2 Crystal Structure of Silicon Carbide
SiC is known as a wide bandgap semiconductor existing in many different polytypes.
All polytypes are having a tetragonal structure with a carbon (C) atom situated above
the center of a triangle of Si atoms and underneath a Si atom belonging to the next layer
as shown in Fig. 2.1. The distance, a, between neighboring Si or C atoms is
approximately 3.08 A for all polytypes. The C atom is positioned at the center of mass
ofthe tetragonal structure outlined by the four neighboring Si atoms so that the distance
between the C atom to each of the Si atoms (marked as C-Si in the Fig. 2.4) is the same.
Geometrical considerations give that this distance, C-Si, is a(3/8)1/2 Le. approximately
equal to 1.89 A. The distance between two Si planes is, thus, a(2/3)1/2, approximately
2.52 A. The height of a unit cell, c, varies between the different polytypes. The ratio cia,
thus, differs from polytype to polytype, but it is always close to the ideal of a closed
packed structure. This ratio is for instance approximately 1.641, 3.271, and 4.908 for
the 2H-, 4H- ,and 6H-SiC polytypes, respectively, whereas the equivalent ideal ratios
for these polytypes are (8/3)1/2, 2(8/3)1/2, and 3(8/3)1/2, respectively. The difference
between the polytypes is the stacking order between succeeding double layers of C and
Si atoms (IFM, 1994).
e Si atom
• C atom
Figure 2.1 : The tetragonal bonding ofa C atom with the four nearest Si neighbours.
The distances a and C-Si are approximately 3.08 Aand 1.89 Arespectively (IFM,
1994).
In Fig. 2.2 stacking sequence is shown for three most common polytypes, 3C, 6H, and
4H. If the fIrst double layer is called the A position, the next layer that can be placed
according to a closed packed structure will be placed on the B position or the C
position. The different polytypes will be constructed by permutations of these three
positions. The structure (3C, 6H, and 4H) of SiC is represented by indicating the
number of (double) layers in the unit cell, followed by a letter recording the symmetry
of the cell (C : Cubic, H : Hexagonal, and R : rhombohedral) (Gaberstroh et ai., 1994).
For instance will the 2H-SiC polytype have a stacking sequence ABAB ... The number
thus denotes the periodicity and the letter representing the resulting structure which in
this case is hexagonal. The 3C-SiC polytype is the only cubic polytype and it has a
stacking sequence ABCABC... or ACBACB... (IFM, 1994).
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<GE:i> c
<K> A~~B
<E> A ~ C <E>A
<£> C <K> A <K> A <£>C
<E2> B <QR> B <QR> B <E2>B
<E> A <E> A <E> A <E>A
3C 21-1 411 6H
Figure 2.2 : The stacking sequence ofdouble layers ofthe three most common SiC
polytypes (IFM, 1994).
There are some 200 polytypes proven in existence, some with a stacking period of
several hundred double layers. It is hard to understand how these crystals grow since
there has to exist some 'memory' which guides the atoms into the right stacking
sequence. By looking at a SiC crystal along the c-direction, all polytypes would look
the same since this is the direction the layers are stacked. If one would look at the
crystals from the edge, the stacking sequence would easily be seen provided one was
gifted with atomic resolution eyesight. Growth spirals are known to occur. The spiral
will provide a step which may show the whole or part of the stacking sequence on the
,
side. Since the growth proceeds at the edge of the spiral, the impinging atoms will be
guided both by the underlying atoms and the atoms on the side of the spiral (IFM,
1994).
By observing the SiC crystal from the side as previously proposed, the stacking
sequence can be projected as in Fig. 2.3 where the 6H-SiC polytype is shown. When
the stacking sequence is drawn in this manner, a zigzag pattern is revealed. The
surrounding lattice does not, however, look the same for each position. In the figure,
the A position has a different surrounding lattice than the B and C positions. We call
this position the hexagonal site, H. It is simply characterized as the turning point of the
zigzag pattern. The other two positions (B and C) are called cubic, k1 and k2• An
impurity replacing a host atom at one of the three sites will obtain a different binding
energy depending on the site it replaces. A very illustrative example is the nitrogen
donor in 6H-SiC. The hexagonal site gives rise to the P-Ievel of the nitrogen donor with
a binding energy of approximately 85 meV. The two cubic sites will give the R- and
S-levels with binding energies around 138 meV and 142 meV, respectively. In the
4H-SiC polytype there are only two inequivalent sites, one hexagonal and one cubic
(Fig. 2.4). The two levels of the nitrogen donor are in this case called P and Q. In 3C,
there is of course only one cubic site and in 2H, there is only one hexagonal site (Fig.
2.4). The 6H-SiC polytype can thus be characterized as being 33% hexagonal, whereas
the 4H- and 2H-SiC polytypes are 50% and 100% hexagonal, respectively (IFM, 1994).
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Figure 2.3 : The [11 20] plane ofthe 6H-SiC polytype (IFM, 1994).
-
Figure 2.4: The [1120] plane ofthe 4H-, 3C- and 2H-SiC polytypes (IFM, 1994).
There are four hexagonal Miller indices describing the directions in all SiC polytypes,
except for the 3C polytype, where the nonnal cubic notation is used. The last hexagonal
index refers to the c-direction, whereas the three fIrst describes directions in the basal
plane. The angle between two adjacent basal plane axis is 1200 as shown in Fig. 2.5. By
defmition, the sum of the fIrst three indices must be zero. One of them is thus
redundant but is kept for simplicity (IFM, 1994).
c
Figure 2.5 : The Miller indices describing the hexagonal structure. The c-axis refers to
the last index, whereas the fIrst three describes the direction of the basal plane (IFM,
1994).
The 3C, 6H, and 4H polytypes are the most commonly used SiC substrates. 3C has a
narrower energy gap and the lowest breakdown field when compared to 4H and 6H, but
has high electron mobility (comparable to that of 4H). Amongst these three polytypes,
3C-SiC does not yet have a technology for the growth of bulk crystals, but it can be
grown heteroepitaxially on Si substrates. 4H-SiC is preferred over 6H-SiC for most
electronics applications because it has higher and more isotropic electron mobility than
6H-SiC (Castady et at., 1998). The electron mobility in 4H-SiC is twice as high in the
direction perpendicular to the c-axis and almost 10 times as high in the direction
parallel to the c-axis. This fact alone explains the increased importance of 4H-SiC.
Therefore, the substrate used in this research is 4H-SiC (Dimitrijev and lamet, 2003).
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2.3 Critical material and processing issues of SiC electronic devices.
Although SiC offers substantial advantages over Si, it is still immature as a
semiconductor material due to some reasons. Single crystal wafers of SiC have only
been commercially available since 1990, and a number of critical material and
processing issues are still under active investigation. In addition, certain critical
fabrication issues are still under development (Raynaud, 2001). The main limitations of
the technology are in the area of crystal growth. In addition, certain critical fabrication
processes are still under development. The most important of these fabrication issues
are activation of ion implanted impurities, formation of thermally stable low-resistance
ohmic contacts, and thermal oxidation of high-quality dielectric films suitable for
MOS-based devices. These issues will be briefly reviewed in the following sections.
2.3.1 Crystal growth
Before the mid-1950s, SiC was available only through industrial Acheson process
whereby it was used to make abrasive materials. In 1955, a laboratory sublimation
process for growing a-SiC crystals was developed by J.A. Lely at Philips Research
Labs in Eindhoven. In the Lely process, the nucleation of individual crystals is
uncontrolled and the resulting crystals 'are randomly-sized hexagonal-shaped a-SiC
platelets. In 1978, Tairo and Tsvetkov pioneered the growth of SiC single crystals by
the physical vapor transport process (Tairov et ai., 1978). In 1983, Ziegler et a!.
introduced a modified sublimation process for growing SiC single crystals (Ziegler et
ai., 1983)and in 1987, a research group under R.F. Davis at North Carolina State
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University (NCSU) announced the successful implementation of a seeded-growth
sublimation process, a medication to the original Lely sublimation process. In the
modification sublimation process, only large crystal is grown and this crystal consists
of a single polytype. In this process, which is the basis of current commercial growth
systems, a charge of polycrystalline SiC at about 2400 °C and a seed crystal at about
2200 DC. At these temperatures, SiC sublimes from the polycrystalline source and
condenses on a cooler seed crystal. In 1987, students from the NCSU group founded a
small company, Cree Research Inc., to produce SiC wafers commercially. The
introduction of 25 mm single crystal wafers of 6H-SiC by Cree in 1990 catalyzed the
current resurgence in SiC research and initiated an unprecedented level of device
development in this material (Cooper, 1997). At present, 4-inch diameter wafers of
both 4H- and 6H-SiC are commercially available from Cree Research (Cree, 2007).
Current research in crystal growth centers around increasing the growth rate, increasing
the wafer diameter, and reducing material defects. Current SiC wafers have etch pit
densities on the order of 104 cm-2• These defects fall into three types, which have been
classified as EP-1, Ep-2, and Ep-3. The EP-1 defects are known as 'micropipes' and are
the open cores of giant screw dislocatiQJls with large Burgers vectors. Micropipes are
holes, 0.5-10 J.U11 in diameter, which run completely through the wafer and
subsequently grown epilayers and are fatal to most kinds of devices. Micropipes
densities have been steadily declining in recent years (Ohtani et a/., 2002). Current
Cree production wafers have micropipes densities in the 0.1 micropipes/cm2 range
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(Cree, 2007). Table 2.2 shows that the road map for SiC material which indicates that
the wafer size and the area can be used is increasing while the defect, such as micropipe
density are reducing significantly.
Table 2.2 : Roadmap for SiC material (Roussel et al., 2003).
2002 2003 2006
Micropipe density 15 1 0.1
(cm-2)
Maximum area 8 16 40
available (mm2)
Wafer size- 3 3 4
conducting (inches)
Wafer size- 2 2-3 3
semi-insulating
(inches)
The single crystal SiC substrate manufacturer or supplier in the world are listed down
as below:
• Cree Inc. (USA)
• SiCrystal AG (German)
• Norstel AB (Sweden)
• Sixon (Japan)
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• II - VI Inc. (USA)
• Intrinsic Semiconductor (USA)
These companies have successfully manufactured various sizes of SiC wafer. One of
the examples is shown in Figure 2.6, which is p-type wafer in size of3 inch and 2 inch.
Figure 2.6: Example ofSiC single crystal wafers from Cree (Cree, 2007).
2.3.2 Selective doping
Selective doping of SiC is accomplished by ion implantation, since the diffusion
coefficients of aluminum and nitrogen are so low that thermal diffusion is impractical.
The implantation and activation of pitrogen to produce n-type regions is well
understood, and activated concentrations above 1 x 1019 cm-3 can be obtained routinely.
However, p-type selective doping is an area of current research. The two common
p-type dopants, aluminum and boron, produce relatively deep acceptor levels, -211 and
-300 meV, respectively. Aluminum is generally used because of its smaller ionization
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energy. To minimize amorphization during implantation, it is common to implant at
elevated temperatures, typically around 650°C for nitrogen and up to 1100 °c for
aluminum (Cooper, 1997).
2.3.3 Ohmic contact formation
Ohmic contacts are of great importance to devices, since the high current densities give
rise to intolerable voltage drops across even small resistances. After extensive research
in the last ten years, significant advances in ohmic contacts on SiC have been
accomplished. Excellent ohmic contacts on n-type SiC and fairly good ohmic contacts
on p-type SiC have been obtained (Feng, 2004). This is an issue in this research, which
are using p-type 4H-SiC as substrate that will bring difficulties in electrical properties
measurements. Ohmic contacts to n-type material are typically formed by annealing of
nickel (Ni). Ni has been most extensively investigated metal, and it is generally
accepted as the best ohmic contacts on SiC (Feng, 2004). The contacts are annealed at
high temperatures, typically between 850 and 1050 °c, in argon or vacuum. Specific
contact resistivities on n-type heavily doped substrate under 5 x 10-6 Ocm2 can be
obtained to heavily doped n-type layers. Contacts to p-type material have been more
difficult. The p-type contacts are typically formed by annealing of aluminum, or by
bilayers of aluminum covered with titanium. Al has been widely investigated as an
ohmic contact material for SiC. It is generally accepted that All Ti alloy is the best
material for ohmic contacts on p-type SiC (Saxena et at., 1998). Annealing
temperatures are similar to those used for nickel contacts, but the contact resistivities
- 18-
are in the range of 10-3_10-5 ncm2, depending on doping density. A contact resistivities
to p-type 6H-SiC in the mid 10-6 ncm2 range using sequential electron beam
evaporation cobalt (Co) and Si followed by a two-step vacuum annealing process at
500 and 900°C has been reported (Cooper,1997).
The thermal integrity of the metallization system is of importance for high-temperature
applications. Advances have been made in improving the thermal stability of ohmic
contacts on SiC recently (Feng, 2004). Nickel ohmic contacts used for n-type material
have been shown to be stable to very high temperatures (negligible change in resistance
after 329 hour at 650°C or after short thermal cycles to 1300 °c, but aluminum p-type
contacts will not be capable of high-temperature operation. The use of metal silicides,
as reported for p-type ohmic contacts, will enable operation to much higher
temperatures (Cooper, 1997).
2.4 Oxidation and MOS properties.
SiC is a developing semiconductor material with bulk properties superior to Si, which
includes wider energy gap, higher breakdown electric field, and higher thermal
conductivity. To combine a passivated semiconductor surface, Si02 with these superior
bulk properties means to open up possibilities for device functions and applications that
are not possible in silicon technology.
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2.4.1 Thermal oxidation and MOS properties
SiC is the only compound semiconductor which can be thermally oxidized to form a
device-quality native oxide, Si02• This capability removes one of the basic limitations
of all other compound semiconductors and places SiC in a unique position to compete
with Si. To take full advantage of this unprecedented opportunity, ever effort must be
made to advance thermal oxidation technology so that SiC and Si02 interfaces have
electrical characteristics comparable to those obtained on Si (Cooper, 1997).
SiC is oxidized using the same equipment and techniques used for Si, but the oxidation
rates are much slower. In the oxidation process, the oxidizing species diffuses through
the growing film and reacts with SiC at the oxide/semiconductor interface. The reaction
products are Si02 and carbon monoxide (CO), with the CO molecules diffusing out
through the growing oxide. The reaction kinetics are similar to Si, with the early
portion of the oxidation process being reaction rate limited and the later stages
diffusion limited. However, oxidation rates depend strongly on the crystalline surface
being oxidized, with the (000I) C face oxidizing 5-10 times faster than the (0001)
silicon face. The oxidation rate of (1 100) and (11 2" 0) 'a-axis' surfaces is intermediate
between that on Si and C faces. Oxidation is also a weak function of substrate doping
density, increasing for more heavily doped material (Cooper, 1997).
Careful measurements conducted at elevated temperatures (250-350 °C) revealed
interface state densities in the low lOIleV-1 cm-2 range on n-type SiC and in the
mid-to-upper lOll eV-1 cm-2 range on p-type SiC. MOS capacitors formed on n-type
material exhibit a flat band voltage near zero, while similar capacitors on p-type
material have large negative flat band voltages (typically -7 to -15V, depending upon
oxide thickness). These observations lead many investigators to conclude that the MOS
interface on p-type SiC inferior to that on n-type SiC (Cooper, 1997).
Most of the MOS studies to date have been confined to the (0001) Si face of 6H-SIC.
Reports shows that MOS interfaces on 4H-SiC have interface state and fixed charge
densities comparable to those in 6H. However, MOS interfaces formed on the (1 TOO)
and (1120) 'a-axis' surfaces of 6H-SiC are defmitely inferior to those on the Si face,
with interface state densities approximately 6-10 times higher. The 'a-axis' surfaces lie
perpendicular to the basal plane of the hexagonal lattice and therefore contain an equal
number ofSi and C atoms per unit area. Evidence is mounting that the presence ofC on
the plane being oxidized leads to serious degradation in the resulting interface quality,
but a clear picture of the microscopic details has yet to emerge. This is a critical issue,
because these surfaces are important for several types of power switching devices,
including trench MOSFETs (Cooper, 1997).
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2.4.2 Interface defects in as-oxidized Si02-SiC MOS structures
A transition layer is exists between Si02and Si at the Si02-Si interface. The properties
of this disordered region are related to the electrical properties of the Si-based MOS
structure, due to the formation of fixed charge and interface traps (Dimitrijev et al.,
2003). Dangling bonds of surface Si atoms (Pb centres) represent the main interface
state source at the (1 1 1) Si02-Si interface, which is structurally isomorphic to the
oxidized Si-faces of hexagonal SiC. Due to these defects appear because of structural
mismatch between Si and the oxide, it is logical to expect their presence at the
Si02-SiC interfaces. However, the interface states observed in the Si02-SiC interface
are different from the well-studied Pb in two principal aspects. First, it is unable to
passivated with hydrogen (Afanas'ev et al., 1998). Second, their electrical behavior is
dissimilar to the well-known amphoteric character of the Pb centres at the (1 1 1)
SiOrSi interface (Afanas'ev et al., 1998). It was suggested that the relationship to C
clusters with Sp2-bonded fragments are used in explain the energy distribution and
stability of the Si02-SiC interface traps. The presence of excessive C at the SiOrSiC
interfaces was revealed by electron spectroscopy and by electron spin resonance. In
addition, the unidentified centers were detected at the Si02-SiC interface by electron
paramagnetic resonances are believed to be related to C. Because these centers were
activated by heating in a non-moisturizing ambient and passivated in a moisturizing
ambient, it was believed that C-H bonding was responsible for the characteristics. The
activation mechanism appears to be related to the release of hydrogen or some
hydrogenous species from C bonds. Etching studies conducted with hydro-fluoric (HF)
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acid indicate that the centers are not located in the SiOz, but rather in the SiC near the
SiOz-SiC interface (Macfarlene and Zvanut, 1999).
Clearly the presence of C in SiC makes the interfacial chemistry ofthe oxidation of SiC
more complicated than Si because the interface ofSiOz-SiC does not appear in Si-based
MOS structure. There are substantial evidences shows that some of the excess C
released during thermal oxidation remains at or near the SiOz-SiC interface, either as
isolated atoms or in the form of clusters (Afanas'ev et al., 1998). Analysis of
SiOz-4H-SiC interface using atomic force microscopy (AFM) images reveals the
presence of nanometer-sized protrusions. These platelet-shaped inhomogeneities (Fig.
2.7) were suggested to be C protrusions formed during thermal oxidation of SiC. These
residual C complexes have been identified as the main reason for the observed
problems with the electronic properties of the SiOz-SiC interface and the gate oxide
itself.
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Figure 2.7: Three-dimensional AFM image ofthe as-oxidized samples of4H-SiC
without epilayers, after etching back the oxide to the SiC surface (Dimitrijev et al.,
2003)
Another possible source of defects in the SiOrSiC MOS structures are the inherent
defects in the oxide with energy levels within the SiC bandgap. The existence of a
H-complexed oxygen vacancy (03=SiH HSi=03) acting as electron trap with energy
level at 3.1 eV below the Si02 conduction band (Afanas'ev and Stesmans, 1997). In
addition to these inherent oxides defects, the energy of positively charged oxygen
vacancy centers is predicted to be within 4.3-5.0 eV below the Si02 conduction band
(Chu and Fowler, 1990).
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2.3.4 Electrical characterization of Si02-SiC interfaces
Owing to the wide band gap of SiC, most of the SiC-Si02 interface traps are
energetically located far from both band edges, so they cannot be detected by
conventional Si-Si02 interface characterization methods at room temperature (Cooper,
1997). This is because the response times of the deep SiC-Si02 interface traps increase
exponentially with energy from the band edge so that the traps cannot follow the
changes in the measurement signal. The interface traps located beyond 0.6 eV from the
band edges are apparently inactive at room temperature (Cooper, 1997). At high
temperatures (500 K-600 K), the response times of interface traps are shortened,
allowing the measuraable range of interface traps to be widened significantly. The
techniques used to characterize SiC-Si02 interfaces at elevated temperatures are
Terman's high frequency capacitance-voltage (HF C-V) technique (Terman, 1962),
simultaneous High-Low Capacitance-Voltage (HF-Lo C-V) technique (Shenoy et al.,
1995), AC conductance technique (Nicollian et al., 1967), room temperature photo C-V
technique (Yano et al., 1999), Hall effect technique (Saks et al., 2002), and
subthreshold current technique.
2.5 Nitrided Gate Oxides
A major obstacle to the formation of a high quality oxide on SiC is the role that carbon
plays during the oxide growth as stated in previous section. Thermal oxidation in a wet
or dry atmosphere results in residual carbon in the oxide layer and carbon clusters at the
oxide-SiC interface.
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2.5.1 Effects of Nitrogen at the Si02-SiC interface
Nitridation is involved at least two sets of mechanisms at the Si02-SiC interface: (1)
creation of strong Si=N bonds that passivate interface traps due to dangling and
strained bonds, and (2) removal of carbon and the associated complex
si1icon-oxycarbon bonds (lamet et aI., 2001).
The first mechanisms, which leading to the creation of strong Si=N bonds are
completely analogous to the case of the Si02-Si interface (Yao et al., 1994). In the case
of both the Si02-Si and the SiOrSiC interfaces, dangling Si bonds are passivated by N
and strained Si-O bonds are replaced by strong improves the reliability of the oxide
gate (Li et al., 1998). An important difference in the case of SiC is that not only is the
reliability improved by the strong Si=N bonds but also the initial interface-trap density
is significantly reduced. This interface-trap reduction is analogous to the
well-established interface-trap reduction in Si due to creation of Si-H bonds (interface
passivation). This hydrogen-based passivation is not effective in the case of SiC - it
leads not to a net reduction of the interface-trap density but just to a shift of their
energy levels away from the midgap. The reason for that is the wider energy gap of SiC,
particularly the 4H po1ytypes, which encompasses the energy levels of Si-H bonds. It
contrast, the energy levels of the much stronger Si=N bonds are outside the energy gap
of SiC, meaning that they are electrically passive defects (Jamet et al., 2002).
The second role of nitridation is related to removal of C from the interface. Most of the
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C atoms released by oxidation of a SiC substrate react with the existing oxygen to
create CO molecules that diffuse out the oxide (Jamet et a!., 2001). However, some of
the released carbon atoms accumulate into C clusters, which act as interface traps
themselves and cause the appearance of complex Si oxycarbon compounds at the
interface (Chung et al., 2000). Nitridation not only passivates the carbon-related
interface traps but also can remove interstitial C, as well as C from already formed
clusters (Afans'ev et ai, 2003). As a result, nitrided SiOz-SiC interfaces are free from
complex Si oxycarbon defects.
2.5.2 Physical characteristics of nitrided Si02-SiC interfaces
One of the physical effects of nitridation is smoothing of the interface, as shown in the
atomic force microscope (AFM) images of Fig. 2.8. Removal of the dry oxide and
nitrided oxide layers revealed a significantly smoother SiC surface in the nitrided case,
with a mean square roughness of 0.1322 nm, compared with 0.5778 urn for the dry
oxide (Cheong et al., 2003). This is thought to be due to the more efficient carbon
removal during oxide growth in the nitrided case and hence reduced formation of
carbon clusters at the interface. This result will be compared to results obtained in AFM
analysis in the research.
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Figure 2.8: AFM topography for (a) dry oxide and (b) nitrided oxide. The
root-mean-square roughness are 0.5778 and 0.1322 nm (Cheong et ai., 2003).
2.6 Anodic oxidation
The oxide formation for a MOS structure is important in SiC device processes and
technology. However, the thermal oxidation of SiC requires temperature more than
1000 DC. The thermal oxidation rate is extremely low for 4H- and 6H-SiC. Therefore,
alternative methods of oxidation have been extensively investigated to improve
oxidation rate and to decrease the requirements for high temperature processes (Mikami
et ai., 2005). One of the techniques Fig. 2.9 which enables the process of oxidation in
room temperatures with high oxidation rate is anodic oxidation (anodization).
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The assembly shown in Fig. 2.9 is a representative of the experimental conditions used
in anodic oxidation synthesis. The overall system constitutes an electrolytic cell. When
the switch (S) is closed, the circuit is complete. An electric current, which is measured
by the ammeter (A) which connected as series flows through the system is supplied to
the cell. Besides, voltmeter is connects parallel to measure the voltage across the anode
and cathode. By using an electrolyte, which is the conducting solution and the positive
(sample) and negative (platinum electrode) conductors are the anode and cathode, are
connected by using electrolyte which are the conducting solution, respectively. The
process, which occurs at the anode is referred as anodic oxidation which involves
electron transfer from an electroactive species. (Sydney et at., 1975).
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Figure 2.9 : Experimental assembly typically used in electrochemical synthesis
(Sydney et at., 1975).
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At the SiC-electrolyte interface there is a transfer of electrons:
a) From the cathode (platinum electrode) to the e1ectroactive species which is then
reduced
b) To the anode (sample) from the electroactive species which is therefore oxidized.
The overall electrochemical reaction is, in fact, a heterogeneous redox reaction _
reduction at cathode and oxidation at the anode (Sydney et ai., 1975).
2.6.1 Faraday and the laws of electrolysis
An important consequence of the passage of an electric current during an electrolysis
was demonstrated by the early studies of Faraday, the results of which may be
considered in the form of two laws ofelectrolysis (Sydney et al., 1975).
a) The amount of chemical change produced by an electric current, i.e., the weight of
any substance that undergoes reaction at an electrode, is proportional to the
quantity of electricity passed
b) The weights of different substances reacting during electrolytes, in which the same
quantity of electricity was passed are proportional to their chemical equivalent
weights.
The quantity of electricity that is passed in electrolysis is equal to the product of the
current strength and the time for which that current passes. It is thus possible to write
the equation,
ItW
w=
F
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(2.1)
where w is the weight in grams of the electroactive compound that has reacted, I is the
current strength expressed in amperes, t is the time ofpassage of the current in seconds,
W is the equivalent weight of the reactant and F is the constant of Faraday which is
96500 C for most purpose used (Sydney et al., 1975). There are 2 types of anodic
oxidation mode can be used, which are constant voltage mode or constant current mode.
The first mode of oxidation process is done in constant voltage which the oxidation
current are being recorded down. Therefore, it is easy to compare the oxidation rates of
the process. For constant current mode, oxidation process is done in constant current
density supplied to the cell and the changes in voltage will be recorded down. As the
oxide thickness formed, the voltage of across the oxide is increased.
2.6.2 Advantages of anodic oxidation
The main advantage of anodic oxidation IS the low requirement of annealing
temperature as thermal oxidation and nitridation process does. That is due the process
is able to be done in room temperatures. Therefore, this process is considered as a cost
saving process. Besides, it can also be process by only using simple and cheap
equipment as shown in Fig 2.9. By varying parameter as stated in Equation 2.1,
thickness of oxidized film can be easily control. It is also been proved that a faster
oxidation rates (3.6 J.lm in r hour) (Mikami et al., 2005) than thermal oxidation method
(30 nm in one hour of 1150 0c) (Raynaua, 2001) and nitridation method (5 hours at
1175 °c to grow 16 nm) (lamet et al., 2001). This fast growth rate means the process
are more desirable for industrial use than the other 2 methods.
- 31 -
2.6.3 Works been done in anodic oxidation of SiC and results.
Up to date, there are two papers, which are related to the fabrication of anodic
oxidation films on SiC for MOS device application. Restelli et al. (1974) has succeed
to fabricate a 250 nm thick film in both p and n-type SiC by using constant current
mode in diethylene glycol (DEG) and potassium nitrate (KN03) solution. The
anodization was carried out in 0.4 % KN03 in DEG with water content less than 1 %.
Figure 2.10 shows that a typical curve of voltage against anodization time, obtained
from a p-type crystal at a current density of 5 mAcm-2• The voltage increases linearly
with time, without any passivation effect, up to breakdown voltage, when it begins to
oscillate without rising any further. Vc is the critical voltage value that require to
enables the oxidation process Forming voltages in excess of 350 V were reached,
corresponding to an oxide film thickness of about 250 nm (Restelli et al., 1974).
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Figure 2.10: Total voltage across the cell vs anodization time (Restelli et al., 1974).
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The anodization rate (as a function of the current density) showed a nearly linear
variation in the range 3-20 mAcm-2 with a growth rate of the order of 6-7 angstroms per
minutes. Below 3-20 mAcm-2 the growth rate was sensibly less than this value. Large
variations in the anodization rate observed both for p and n-type crystals (Restelli et al.,
1974).
Mikami et al. (2005) has reported that anodic oxidation films on n-type 4H-SiC are
fabricated at room temperature using HN03-based electrolytes. By using a constant
current density at 1 mAcm-2 in a mixture of HF, HN03, and H20 with a pH of 3.5, a
film thickness of approximately 3.6 /lm was formed on the substrate in contact with the
electrolyte after 60 minutes. The surface of the film was porous and the diameter of
voids was about 80 nm. This is due to bubble formation, such as CO and CO2. The
average root-means-square (RMS) roughness of the surface was about 30 nm. The
roughness was greater than the surface of thermal oxide and SiC after RCA cleaning.
This is due to the presence of many defects caused by HF which shown in Figure 2.11
(Mikami et al., 2005).
The changes in the thickness of the oxide and the consumed SiC during oxidation are
shown in Fig. 2.12. Oxidation rate by anodic oxidation were much higher than the
typical rate of dry thermal oxidation for 4H:-SiC (0001). Oxide thickness is proportional
to the square root of time, indicating a diffusion-rate-limited process. On the other hand
consumed SiC layer thickness after 60 minutes of anodic oxidation is about 1.2 /lm.
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The consumed SiC layer is 1/3 of the oxide thickness of all anodic oxidation times
(Mikami et al., 2005).
11lrn
Figure 2.11 : SEM image of surface of film formed by anodic oxidation for 60 min at
pH 3.5 (Mikami et al., 2005).
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Figure 2.12 : Graph oxide thickness vs time (Mikami et al., 2005).
There is no detailed study or characterization on electrical properties has been carried
out in anodic film on SiC substrate. Besides~ no study on p-type 4H SiC is been
reported before.
2.6.4 Works been done in anodic oxidation of Si and results.
Liu et al (1999) has reported that anodic oxidation on p-type Si substrate done in 0.01
wt% of citric acid electrolyte with 35 V for 30 s. The oxide thickness obtained in the
work is 500 nm. Samples are then split into no annealing and single annealing which
performed at 850°C for 30 s in N2 ambient by rapid thermal process (RTP). In the
reports, it is shows that oxide thickness is depending to the oxidation time at constant
applied voltage mode (35 V). The electrical analysis shows that the leakage current are
reduce after samples are annealed and at 5 MV/cm, a leakage current of 10-9 A/cm2 are
obtained in annealed samples. It is also shows current conduct in Fowler-Nordheim
(F-N) mechanisms and effective barrier height of annealed samples is 2.83 eV, which is
higher than non annealed samples. This is due to the RTP annealing form stable Si-O
bond at the interface. Weibull breakdown field plots shows that annealed samples have
better reliability than non annealed samples (Liu et ai., 1999).
Besides, Grecea et aI. (1999) has success to fabricate anodic Si02 thin film in p-type Si
by using 1 M HCI and grown at a potential of 8 V. The thickness of the oxidized film is
increased with the oxidation time and the index of refraction is in the range of 1.488 to
1.584. From AFM results, the RMS value is increasing with the oxidation time and the
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highest value is 1.0 nm (Greecea et ai., 1999).
2.7 Current conduct mechanism in the dielectric film.
In an ideal MOS capacitor the conductance of the insulating film is assumed to be zero.
Real insulators, however, show carrier conduction when the electric field or
temperature is sufficiently high. To estimate the electric field in an insulator under
biasing conditions, we obtain from Eqs. 2.2 that
2.2
where Ej and Es are the electric fields in the insulator and the semiconductor,
respectively, and kj and ks are the corresponding permittivities. For the Si-Si02 system,
the field for silicon at avalanche breakdown is about 3 x lOs V/cm; the corresponding
field in the oxide is then three times larger (ks/ksi02 = 11.7/3.9), that is, about 106 V/cm.
At this field the electron and hole conduction in the Si02 are negligible even at elevated
temperatures. However, mobile ions such as sodium can transport through the oxide
and give rise to device instability and a hysteresis effect. For ultrathin Si02 or under a
very high electric field, tunneling will occur. In either SbN4 or Ah03 the conductance
is generally much higher than in Si02 (Sze, 1981).
,.
2.7.1 Fowler-Nordheim (F-N) tunneling in MOS structures
When a large positive voltage is applied to the metal with respect to the substrate, the
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left-hand side of the band diagram is lowered, and tunneling of electrons from the
conduction band of the semiconductor into the conduction band of the oxide, through
an approximately triangular barrier can occur, as shown in Fig. 2.13 (Ranuarez et ai.,
2006)
This kind of tunneling through an approximately triangular potential barrier is known
as F-N tunneling, and a relatively simple expression for the current as a function of the
applied voltage has been derived:
2 BJF_N =A'E exp(--)
E (2.3)
where JF- N is the tunneling emission current, E is the electric field in the dielectric, and
A and B are dependent on the band offset of the relevant junction (Sze, 1981). The
barrier height (DB) is defined as the difference between the electron affinities of the
metaVsemiconductor and the dielectric. A and B have the following dependence on
barrier height:
1Au
<DB (2.4)
(2.5)
In the F-N tunneling regime, a plot of the logarithm of lFN/E ~x versus lIE
ox
(known as
F-N plot) yields a straight line. For MOS structures with a relatively thick oxide and
metal gate, this model provided a very good fit to experimental data for a wide range of
applied voltage. For modem structures however, the relatively simple F-N model is not
enough to account for effects such as:
• Direct tunneling through an approximately trapezoidal barrier for low applied
voltages.
• Carrier quantization in the inversion/accumulation layer.
• Tunneling mechanisms other than conduction band tunneling of electrons
(valence band hole tunneling and valence band electron tunneling).
• Effect of the finite temperature on the availability of carriers for tunneling.
• Depletion effects on the poly-Si gate.
------E~4#--4..-
._. _It -._ .......E
v
Gate Oxide Semiconductor
Figure 2.13 : Band diagram illustrating F-N tunneling (Schroder, 1998).
2.7.2 Direct tunneling
In the early MOS structures used for the study of tunneling currents, tunneling was
\.
observed when the applied field was high enough to cause lowering of one side of the
potential barrier in the silicon-oxide interface, allowing tunneling into the conduction
band of the oxide, as described in the previous section. The oxide used, in the order of
70-1000 A, were thick enough to make direct tunneling into the conduction band of the
other electrode very unlikely (Schroder, 1998).
However, when the oxides have thickness in the order of a few nanometers, direct
tunneling at lower fields is no longer negligible, and in this case the barrier is not
triangular, but approximately trapezoidal (if barrier lowering due to image forces is
neglected), as shown in Fig. 2.14. As can be seen in Fig. 2.14, the Fowler-Nordheim
model is not valid when the potential across the insulator is lower than the potential
barrier at the Si-Si02 interface (Ranuarez et al., 2006).
In general, the direct tunneling current through the energy gap of an insulator or
semiconductor is given by:
,I
I
I · =A AE2 (-B[I-(I- QVoJ<I>B)I..S])dlr G ox exp
Eox (2.6)
Direct tunneling is the flow of electrons through the full oxide thickness illustrated in
Figure 2.14.
,.
Figure 2.14: Band diagram illustrating Direct tunneling (Sze, 1981).
2.7.3 Two-step (or trap-assisted) tunneling
With MOSFET miniaturization, thin gate oxide films are required. However, thinner
films expose the disadvantages of low breakdown voltage and short breakdown
duration time. In order to overcome these problems, thermally nitrided oxides have
been developed. For conduction mechanism of thermally nitrided oxide films, a
two-step (or trap-assisted) tunneling mechanism has been proposed. Figure 2.15 shows
the schematic energy-band diagram of an Al/nitrided oxide/Si structure with a negative
gate bias for the two-step tunneling mechanism. When Vg is applied to the gate,
injected electrons tunnel directly to the traps inside the nitrided oxide film and tunnel
from the traps to the conduction band of the nitrided oxide film. The total two-step
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oxide film, Nt the concentration of electron traps in the nitrided oxide film (Yang et al.,
(2.7)J =lCtqNtPIP2
o l?1+P2
tunneling current can be given by :
where the integration limit Xl = (Vappl - $t IE), E is the electric field across the nitrided
Mb'TAL SJUCON
Figure 2.15 : Schematic energy-band diagram ofan MOS capacitor under a negative
gate bias. In trap-assisted tunneling, an electron is able to tunnel directly into the trap
(T1) of energy <I>t and then from the trap to nitrided silicon conduction (T2) (Yang et ai.,
2004).
The two-step tunneling model can well describe the current transport behaviors in
thermally nitrided oxide films with deep trap energy level of2.1-2.75 eV. However, in
this model, the effect of bulk shallow trap in thermally nitrided oxide films is not
included, and it has been shown to be very important in the current transport of these
dielectric films. Therefore, the two-step tunneling mechanism has been found to be
inadequate for nitrided oxide films with shallow-trap energy levels (Yang et aI., 2004).
2.7.4 Shallow-trap-assisted tunneling
In the high-field region (> 10 MV/cm), theFN effect becomes dominant and depends
..
on the dielectrics preparation conditions. In the moderate-field region, traps can be
filled by both FN current and direct tunneling of electrons into the traps, which result in
a quasi-saturation region in the leakage current. Some traps have energy levels very
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close to the conduction band of the insulator and cannot be filled by injected electrons.
They have characteristics different from those in the two-step or deep-trap-assisted
model. Since the densities of unfilled electron traps and filled electron traps are
temperature dependent, for convenience, the "shallow trap" means that the electron
trap cannot be filled at the measured temperature whereas the "deep trap" refers to the
trap that can be filled at the temperature. Figure 2.16 shows the schematic trap-assisted
tunneling mechanism diagram. When a positive bias voltage Vg is applied to a
metallNO (nitrided oxide)/silicon structure, part of the electrons in the silicon
conduction band may directly tunnel to the shallow traps inside the nitrided oxide.
Since the shallow traps cannot be filled by the injected, the electrons will migrate to
other shallow traps along the field direction until they reach the metal electrode. This
process is called the shallow-trap-assisted tunneling (STAT). On the other hand, some
injected electrons may firstly tunnel into the deep traps in the nitrided oxide and then
tunnel from the deep traps into the conduction band of the nitrided oxide. This process
is known as the deep-trap-assisted tunneling (DTAT) or two-step tunneling (Yang et al.,
2004).
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Figure 2.16 : Energy-band diagram ofan MIS structure under a positive gate bias. Ro
is the tunnelling rate ofelectrons from silicon conduction band to shallow traps. R) and
Rz are silicon conduction band-to-deep-trap tunnelling rate and deep-trap-to- NO
conduction band tunnelling rate, respectively. <DefT is the silicon-NO barrier height for
the electrons. q<I>sht and q<I>dt are the energy levels of the shallow trap and deep trap,
respectively (Yang et al. 2004).
2.7.5 Band-to-band tunneling
As MOSFET shrinks, the thickness of its gate dielectric has been reduced to below 20
. In the sub-20 regime, since the gate-oxide thickness is close to or less than the FN
direct-tunneling thickness, the transport current in gate dielectric is mainly contributed
by the electron and hole tunnelings from one energy-band to another. As shown in Fig.
. 2.17, when a negative voltage is applied to the poly-silicon gate, the electrons in the
conduction band of the gate can directly ni'nnel to the conduction band of the silicon
substrate (ECB). Similarly, the electrons in the valence band of the gate can directly
tunnel to the conduction band of the silicon substrate (EVB). Moreover, the holes in the
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valence band of the silicon substrate can directly tunnel to the valence band of the gate
(HVB). The impact of gate tunneling curreNts including ECB, ECB and HVB
components on static power consumption and substrate current can no longer be
ignored. EVB generates a substrate current Isub in both NMOS and PMOS devices. The
tunneling current of the gate oxide depends on oxide thickness, electron mass, barrier
height (Yang et al., 2007).
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Figure 2.17 : Different tunneling components in Si/Si02/Si structure: electron
tunneling from the conduction band (ECB), electron tunneling from the valence band
(ECB), and hole tunneling from the valence band (HVB) (Yang et al., 2007).
2.7.6 Other carrier transport in insulating films
Table 2.7 summarizes the basic conduction processes In insulators. The Schottky
emission process is similar to the process, where thermionic emission across the
metal-insulator interface or the insulator-semiconductor interface is responsible for
carrier transport. A plot of In(J/T2) versus lIT yields a straight line with a slope
determined by the permittivity kj of the insulator. The Frenkel-Poole emission, is due to
field-enhanced thermal excitation of trapped electrons into the conduction band. For
trap states with coulomb potentials, the expression is virtually identical to that of the
Schottky emission. The barrier height, however, is the depth of the trap potential well,
and the quantity ~q I nEi is larger than in the case of Schottky emission by a factor of 2,
since the barrier lowering is twice as large due to the immobility of the positive charge.
The tunnel emission is caused by field ionization of trapped electrons into the
conduction band or by electrons tunneling from the metal Fermi energy into the
insulator conduction band. The tunnel emission has the strongest dependence on the
applied voltage but is essentially independent of the temperature. The
space-charge-limited current results from a carrier injected into the insulator, where no
compensating charge is present. The current for the unipolar trap-free case is
proportional to the square of the applied voltage. At low voltage and high temperature,
current is carried by thermally excited electrons hopping from one isolated state to the
next. This mechanism yields an ohmic ~haracteristic exponentially dependent on
temperature. The ionic conduction is similar to a diffusion process. Generally, the dc
ionic conductivity decreases during the time the electric field is applied, because ions
cannot be readily injected into or extracted from the insulator. After an initial current
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flow, positive and negative space charges will build up near the metal-insulator and the
semiconductor-insulator interface, causing a distortion of the potential distribution.
When the applied field is removed, large internal fields remain which cause some, but
not all, ions to flow back toward their equilibrium position; hysteresis effects result
(Sze, 1981).
For a given insulator, each conduction process may dominate in certain temperature
and voltage ranges. The processes are also not exactly independent of one another and
should be carefully examined. For example, for the large space-charge effect, the
tunneling characteristic is found to be very similar to the Schottky-type emission (Sze,
1981).
'l;'-
Table 2.3 : Basic conduction processes in insulators (Sze, 1981).
Process Expression Voltage and Temperature
Dependence
Schottky emission
J = A*y2 exp
- T2 exp(+aN IT - q<I>/kT)
-q(cI>B - ~qE 14nkJ
[ kT ]
Frenkel-Poole J-~
-V exp(+2aN IT - q<I>/kT)
- q(cI>B - ~qE I 41tkj )
emission exp[ ]kT
Tunnel or field J _ E2 exp[ 4.J2m *(qcI>B)3/2 ] - V2 exp(-b/V)
3qhE
emission
Space-charge-limited J= 8Ei lly
2
-Y2
9d3
Ohmic J - E exp(-.1Ea/kT) -V exp(-ciT)
Ionic conduction
E
_ V exp(-d'/T)J - - exp(-.1Ea/kT)
T T
Chapter 3 Methodology
This chapter presents all of the raw materials used and process involved in preparing
the anodic SiOz thin film on p-type 4H-SiC. Physical and electrical characterizations
are also being presented in this section.
3.1 Raw Material
This section explain the material used. This includes the specification of materials,
properties and handling procedures.
3.1.1 Material used in cleaning process
Cleaning process was needed because the Si and SiC wafer might containing any
organic or inorganic contaminant such as particles or residue from the storage container,
or through wafer handling. (Example: dust and moving ions like Na+). Besides, native
oxide, which will affect the properties of oxidized thin films must be removed. In other
words, purpose of cleaning process was to eliminate that contaminant so that substrates
were ready to be used for the next step. The cleaning process will be described in
section later. Chemical used in cleaning process are:
• Hydrochloric acid (HCI)
• Hydrofluoric acid (HF)
• Hydrogen peroxide (HzOz)
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• Ammonium hydroxide (NH40H)
• De-ionized Water (DI)
3.1.2 Electrolyte in anodic oxidation process
Anodic oxidation process requires the usage of electrolytes. Two types of electrolytes
used in this research. The concentration of electrolytes are determine by mixing relative
amount with Deionized Water (DI)
1. Nitric acid (RN03)
Acetic acid which chemical formula is RN03 was used. Its molecular weight is
63.01 g/mol and has more than 70 % purity. Since this liquid was hazardous
and corrosive, all handling must be conducted carefully with full protective
clothing in fume cupboard.
Acetic acid which chemical formula is H3P04 was used. Its molecular weight
is 98 g/mol and has more than 85 % of purity. Same as RN03, all handling
must be conducted carefully with full protective clothing in fume cupboard. It
..
is weaker oxidation agent compare to RN03•
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111. DI
This ultra-pure water is always used in semiconductor manufacturing. In this
preparation process, the DI was used in as solvent as well as in substrate
cleaning process. It was produced by removing all ions of dissolved minerals
using reverse osmosis and ion-exchange system. The DI water should also be
free from particles, bacteria, organics and dissolved oxygen. Theoretical
resistivity for pure water is 18.3 Mncm at room temperature while the
resistivity for typical DI water is 18 Mncm. The resistivity value consisted of
less than 1.2 colony of bacteria for each millimeter and also no particle had a
size larger than 0.25J.lm.
3.1.3 Wafer
Wafers are used as substrate, where anodic oxidation films are deposited on it. Two
types of wafer is used in this research, which are:
i) p- and n-type Si (100)
• one side polished n-type <100> oriented Si wafer with resistivity of 1 to 20 n-cm
and thickness of 525 ± 25 J.lm and p-type< 100> oriented Si wafer with resistivity
of 0.75 to 1.25 n-cm and thickness of250 ± 30 J.lm
ii) p-SiC (0001)
• p-type 1.998 inches SiC wafer with 7.630 orientation, resistivity of 2.10 n-cm,
1.20 X 10
16 doping concentration, and thickness of358 J.lm.
3.2 RCA Cleaning
RCA cleaning is a method of wafer cleaning involving three standard solution or
chemical solution:
1. Chemical solution 1 [Prepared in a glass beaker]
The purpose of using this solution is to eliminate organic contaminant on the
surface of the Si and SiC wafer. The composition for this chemical solution is
as follows:
2. Chemical solution 2 [Prepared in a plastic beaker]
The purpose of preparing this second solution is to form a silicon dioxide layer
on the wafer surface. This layer then will be eliminated by the etching action of
chemical solution 2; hydrofluoric acid (HF). The composition for this
chemical solution is as follows:
3. Chemical solution 3 [Prepared in a glass beaker]
The purpose of using this solution is to eliminate organic contaminant on the
surface of the wafer. The composition for this chemical solution is as follows:
~
4. Chemical solution 4 [Prepared in a glass beaker].
The purpose of using the chemical solution is to eliminate the inorganic
contaminant. The ratio of this cleaning solution is:
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5. Chemical solution 5 [Prepared in a polypropylene (plastic) beaker].
The purpose of preparing this solution is to passivate the surface to prevent
reoxidation in air after cleaning
98 H20: 2HF
3.2.1 Method of wafer cleaning
Step 1:
a. Chemical solution I was heated up to 85°C to 90 0C.
b. Wafer was immersed in this solution for 10 to 15 minutes while maintaining the
temperature at around 90°C.
c. Wafer was cleaned using DI in ultrasonic machine for 3 minutes.
Step 2:
a) Wafer was immersed in chemical solution 2 for 1 minute.
b) Wafer was cleaned using DI in ultrasonic machine for 3 minutes.
c) Wafer was then immersed in DI for 2 minutes
Step 2:
a. Chemical solution 3 was heated up to 80°C to 95 0C.
b. Wafer was immersed in this solution for 10 to 15 minutes while maintaining the
temperature at around 80°C.
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c. Wafer was cleaned using DI in ultrasonic machine for 3 minutes.
d. Wafer was then immersed in DI for 2 minutes
Step 4:
a. Chemical solution 4 was heated up to 85°C to 90 °C.
b. Wafer was immersed in this solution for 10 to 15 minutes while maintaining the
temperature at around 90°C.
c. Wafer was cleaned using DI in ultrasonic machine for 3 minutes.
d. Wafer was then immersed in DI for 2 minutes.
Step 5:
a) Wafer was immersed in chemical solution 5 for 30-60 s.
b) Wafer was cleaned using DL
3.3 Preparation of samples
Figure 3.1 summarized the preparation method of anodic Si02 on p-type 4H-SiC. Two
types of commercially available wafer which is n- and p-type Si (001) and p-type
4H-SiC (001) are being used as substrates in this research. The research is divided into
2 parts, which Si wafer was used in the first part of this research. Purpose of this part of
research is to study the effect of different investigated anodization parameter to the Si
wafer. Second part of the research is to study the effect of annealing effect to the
samples prepared. In this part of research, SiC samples are used and various
characterization techniques used to analyze the results. Wafers are subjected to RCA
cleaning. This process is to ensure that the wafers used are in good condition without
any contamination, which will affect the effectiveness of oxidation. After the cleaning
process, wafers are subjected to anodization process. Various parameters, which will be
discussed in next section were alters to study the effect on the wafer. The samples
prepared will be undergoes post annealing processes to improve the quality of film
properties. Finally, samples will be physically and electrically characterized using
different techniques as shown in Fig. 3.1.
Figure 3.1 : Flow chart of experiment.
Physical
testing
Anodic oxidation
Electrical
testing
3.4 Anodic oxidation
Figure 3.2 summarized the process of anodic oxidation. A Perspex cell shown in Fig.
3.3 with round shape exposure window in 2.5 mm diameter was prepared. After RCA
cleaning, a part of the substrate was attached on the exposure window. An aluminum
plate was sticked on the back of substrate to make it as an anode in the cell. The
Perspex cell was then filled with electrolyte. The surface, which will be oxidized was
contact with the electrolyte through the exeosure window. Platinum (Pt)-electrode was
immersed in the electrolyte and connect as cathode. A power supply, as shown in Fig
3.4, was connected to both anode and cathode. Voltage is supplied to the cell to enables
the electrochemical process. In this research, constant voltage mode (galvanostatic) was
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used and the changes in current was monitored and recorded. After anodization, the
samples underwent a post annealing process at different temperature. The investigated
parameter in this research will be explained in next section.
Exposure window with diameter 2.5 mm is made
Electrolyte is filled into Perspex cell
Pt electrode is used as cathode and substrate as anode
Power supply given (constant voltage) and measure by multimeter
Changes in current measure by multimeter
Post annealing processes
Figure 3.2 : Flow chart of anodic oxidation process.
1. Platinum electrode (cathode)
b. For SiC,
SiC + 4p+ + 2H20~ Si02+ C + 4H+
or
SiC + 4p+ + 20H-~ Si02+ C + 2H+
c. For the electrolyte,
2H20 +4p+~ 02 +4W
d. At the cathode (platinum electrode),
2H20 + 2e-~ 20H- + H2
e. Hydroxyl ions and protons react together to reform water,
H+ +OH-~ H20
(3.3)
(3.4)
(3.5)
(3.6)
(3.7)
3.5 Parameter to be investigated
Two types of substrates were used in this research. Table 3.1 shows the samples
prepared in different conditions using each parameter. For Si samples, the investigated
parameters were:
a) Types ofelectrolyte
b) Concentration of electrolytes
c) Voltage supplied
d) Time ofoxidation
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Table 3.1 : Si samples and investigated parameters.
Samples Type Electrolyte Concentration Voltage Oxidation
(gil) supplied (V) time (s)
1 n RN03 10 115 360
2 n RN03 10 120 360
3 n RN03 10 125 360
4 n RN03 20 115 360
5 n RN03 20 120 360
6 n RN03 10 115 60
7 n RN03 10 115 180
8 P H3P04 10 20 30
Tables 3.2 summarized the investigated parameter for anodic oxidized samples
prepared on p-type 4H-SiC substrates. The electrolyte was consisted of 10 gil H3P04
and a constant applied voltage was 20 V for 30 s oxidation time, which is same with
investigated parameters as sample 8 (p-type Si). This parameter used was to growth the
oxide thickness in the range of 100 nm on SiC samples. The parameters that have been
investigated was the effect of the temperature in post annealing process.
The term annealing refers to a heat treatment, in which a sample is exposed to an
elevated temperature for an extended time period and then slowly cooled down.
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Annealing procedures were carried out to produce desired properties. In this
experiment, the annealing process consisted of three stages: (1) ramping up to a desired
temperature, (2) dwelling or 'soaking' at that temperature, and (3) cooling down to
room temperature. All annealing processes is been carried out in nitrogen (N2) gas flow
ambient. Figure 3.5 shows the furnace used in the annealing processes.
Table 3.2: 4H-SiC samples investigated parameters.
Sample Annealing time, Annealing Heating Cooling rate,
t (minutes) temperature, COc) rate, °C/min °C/min
N500. 30 500 5 Cooled down
naturally
N600. 30 600 5 Cooled down
naturally
N700 30 700 5 Cooled down
naturally
N800 30 800 5 Cooled down
naturally
Figure 3.5 : Horizontal tube furnace used for annealing process.
3.6 Characterization
As shown in Figure 3.1, there are few techniques have been used to characterize the
anodic oxidized film which are:
3.6.1 Fourier Transform Infra-Red (FTIR)
Fourier Transform Infrared Spectroscopy (FTIR) is an analytical technique used to
identify materials. This technique measures the absorption of various infrared light
wavelengths by the material of interest. These infrared absorption bands identify
specific molecular components and structures.
Infrared spectroscopy detects the vibration characteristics of chemical functional
..
groups in a sample. When an infrared light interacts with the matter, chemical bonds
will stretch, contract and bend. As a result, a chemical functional group tends to adsorb
infrared radiation in a specific wavenumber range regardless of the structure of the rest
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of the molecule. Hence, the correlation of the band wavenumber position with the
chemical structure is used to identify a functional group in a sample. FTIR in this
research are use for (a) material identification, where the unknown IR spectrum is
compared with standard spectra in computer databases or a spectrum obtained from a
know material to determine whether anodic Si02 film is formed and (b) quantification,
which quantitative analysis can be done by measuring the shift of the absorption range
samples. The shift of the absorption range can be then explain and correlate with
physical and electrical results.
In this research, FTIR used are Perkin Elmer Fourier Transform Infrared. 2 type of
analysis have been done, which is transmittance mode (4000-400 cmoI) and reflectance
mode (4000-550 cmoI). The range of reflectance mode is shorter because of the
limitation to the machine.
3.6.2 X-ray Diffraction (XRD)
X-ray powder diffraction (XRD) is one of the techniques for qualitative and
quantitative analysis of crystalline compounds. The information obtained includes
types and nature of crystalline phases present, structural makeup of phases, degree of
crystallinity, amount of amorphous content, size and orientation of crystallites.
In this research, XRD is used to identify the existence of anodic Si02• Besides,
identification of phases presents and calculations of crystalline size for anodic Si02
exist in the samples was done. Parameter used in this testing are :
Start Position [02e] = 10.0250
End Position [02e] = 99.9750
Step Size [°2 e] = 0.0500
Scan Step Time [s] = 2.0000
Scan Type = Continuous
Measurement Temperature [0C] = 25.00
Anode Material = Cu
K-Alphal [A] =1.54060
K-Alpha2 [A] =1.54443
K-Beta [A] = 1.39225
Generator Settings = 30 rnA, 40 kV
The formula used for calculating the crystalline size is
d = kJ..
FWHMcosB (3.8)
where d, k, A, FWHM and B are crystalline size, the constant of crystalline size
(k=0.94), wavelength (A cu=I.54A), width at half maximum and position of maximum
diffraction, respectively.
3.6.3 Scanning Electron Microscope (SEM) and Energy Dispersive X-ray (EDX)
SEM are scientific instruments that use a beam of highly energetic electrons to examine
objects on a very fine scale. This examination can yield the following information:
1) Topography
Examination including the surface features of an object or "how it looks", its
texture; direct relation between these features and materials properties (hardness,
reflectivity and etc.)
2) Morphology
Examine the shape and size of the particles making up the object; direct relation
between these Structures and materials properties (ductility, strength, reactivity
and etc.)
3) Composition
Analyze the elements and compounds that the object is composed of and the
relative amounts of them; direct relationship between composition and materials
properties (melting point, reactivity, hardness and etc.)
4) Crystallographic Information
Examine how the atoms are arranged in the object; direct relation between these
arrangements and materials properties (conductivity, electrical properties, strength and
etc.)
EDX is a micro analytical technique that uses the characteristic spectrum of x-rays
emitted by the specimen after excitation by high-energy electrons to obtain information
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about its elemental composition. The range of elements detectable by EDX is
somewhat complementary. EDX is generally better suited to detecting elements of high
atomic number (Z). EDX does not provide chemical information (except through
quantitative analysis in some cases) and relatively simple technique and provides rapid
qualitative microanalysis of the specimen.
In this research, FESEM with EDX was been used. Two different magnifications was
used to examine the surface morphology of anodic oxidized films. Beside, EDX was
used to identify elements contain in the oxidized film to determine whether Si02 is
success to be fabricate.
3.6.4 Atomic Force Microscopy (AFM) and Conductive-AFM (CAFM).
The atomic force microscope (AFM) is a very high-resolution type of scanning probe
microscope, with demonstrated resolution of fractions of a nanometer, more than 1000
times better than the optical diffraction limit. In this research, Nano Navi SPI3800N
was used in this characterization. A 5 x 5 Ilm2 area was scan and topography of the film
was being captured. Surface roughness in terms of Root-Mean-Square surface
roughness (RMS), which is the mean of the root for the deviation from the standard
surface to the indicated surface is calculated using software.
,.
C-AFM is a scanning probe microscopy technique with an electrically conductive tip
used as a movable gate that couples capacitively to the sample and probes electrical
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transport on the nanometer scale. In C-AFM one measures the sample's electrical
conductance as a function of tip. position and tip potential. This is in contrast to other
microscopy techniques where the tip is used as a sensor, e.g., for forces. CAFM was
used in this research as localised electrical properties. Tip with the radius of 15 nm was
used as conductor and I-V measurement is being taken in the range of 0 - 90 V. The
bias of the current flow is from the oxide to the substrate while the electron injected in
the other way. The parameter in the C-AFM analysis are:
• Start = 0 V
• End=90V
• Repeat = 3
• Step size = 1024
• Waiting time = 10 ms
• Time per step = 50 ms.
3.6.5 Filmetric analysis
The Filmetrics F20 Thin-Film Analyzer was used in this research to measure the
thickness of the anodic oxidized film prepared on both substrates; Si and SiC wafers.
Besides, refractive index (n), was determine at wavelength of 623.80 nm. This value
was then used in calculation for physical properties such as density, porosity, and
dielectric constant. The formula of calculation is as below:
Film density, p = (n - 1) / 0.202 (3.9)
where p is the density of fabricated Si02 film and n is the refractive index obtained
from the Filmetrics testing.
Porosity, II = I - (p / ps)
where ps = 2.27 and it is the density of thermally grown conventional Si02 film.
k = 1 + 1.28p
where k is the Si02 dielectric constant and p is the fabricated Si02 film density.
(3.10)
(3.11)
Accurate measurements with the F20 rely on using the proper measurement setup. The
type of setup that is used depends upon whether thickness and optical constant are
being measured, or just thickness alone. Also important are the thickness of the film
and the type of substrate. There are basic steps for measurements. Firstly, the type of
film to be measured was selected and edited from library. Secondly, using suitable
reference, baseline was measured. After the baseline was set, samples to be measured
were placed on stage with the film part faced up. Filmetric will then acquire the
reflectance spectrum and the corresponding thickness will be calculated. Figure 3.6
..
showed an example of a successful measurement. If measurement was successful, the
minima and the maxima of the calculated reflectance (the red line on the graph) will
coincide in wavelength with the minima and the maxima of the measured reflectance
- 67-
(the blue line on the graph). In most cases, they will not overlap but will be separated in
amplitude.
The accuracy of a calculation fit and thus the reliability of the measurement can be
judged by the match between the measured and calculated spectra, which is quantified
by the goodness of fit (GOF) value. GOF is a number between 0 and 1. 0 is a poor fit.
A perfect match between measured (blue) and theoretical (red) spectra will result in a
GOF of 1.0. IfGOF is less than 1.0 there are several possible causes as follows:
a. Nonuniformity -' Any variation of layer thickness or presence of roughness,
within the measurement spot will result in a reduction in reflectance.
b. Incorrect Structure Definition - If the refractive index of one or more layers in the
structure is different from what is described in the layer structure, and then there
may be some mismatch between the blue curve and the red curve.
c. Graded Interfaces - The amplitude of the peaks in the spectrum depends on both
the size of the change in refractive index at each interface in the layer structure
and the sharpness of the interface. In many hard coat samples, there is some
degree. of layer intermixing at the interface, leading to a weaker than expected
reflectance at the interface. In severe cases the peaks may disappear entirely.
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Figure 3.6 : Paten ofmeasured and calculated reflectance spectra when measuring the
film thickness.
3.6.6 Electrical properties
Electrical properties characterization is done by taking I-V and C-V measurement for
anodic oxidized film. In this research, KEITHLEY 238 High Current Source
Measurement Unit was used for I-V measurement while KEITHLEY C-V meter is used
for C-V measurement. To characterize oxidized film by this process, samples was
underwent photolithography process to form cell in size of9.5865 cm-2•
In C-V characterization, frequency used i~ 1 MHz (high frequency quasi-static mode)
and the process of characterization is in range from 0 to -40 V. because of the negative
bias, the voltage is supplied from the wafer to oxide while current moving from oxide
to wafer. A dual step mode was used in the characterization which means the
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measurements are taken first from 0 to -40 V and from -40 to 0 V. The step size used is
50 mV. Some calculation are required to analyze the results, which shown as below:
(3.12)
where VFB = 0 V for ideal curve and VFBI is the flatband voltage for the anodic
oxidized film in unit volt (V).
L\VFBCoxQeff = --=--=---=-
qA (3.13)
.'
where Cox is the oxide capacitance (in unit Farad), q is the charge (in unit Coulomb)
and A is the area in unit cm2•
(3.14)
where L\V is the hysteresis voltage shift in unit volt (V). V2 and VI are the voltages on
the hysteresis loop corresponding to the same flatband current.
Slow Trap Density= (3.15)
where slow trap density is in unit cm-2, 'Cox is the oxide capacitance (in unit Farad), q
is the charge (in unit Coulomb) and A is the area in unit cm2•
Meanwhile, in I-V measurements, frequency used is 50 Hz and sweep mode was used.
The range of characterization is from 0 to -100 V. The leakage current in every voltage
supplied are being measure. J-E curve are being derived from the I-V profiles to
analyze the electrical properties, such as leakage current density, reliability, and current
conduct mechanism in the film. Some calculation was made by formula shown as
below:
Current density, J= I / A
where I is the current in unit Ampere (A) and A is the area in unit cm2;
v - L1VFBElectric Field, E =
tox
(3.16)
(3.17)
where V is the applied voltage in unit MV, L1VFB is the flatband voltage shift in unit
MV and tox is the thickness of the oxide layer in unit cm.
3.6.6.1 Reliability analysis
Reliability characterization to oxidized film is being carried out as part of the electrical
analysis. It is divides into 2 sections, which are Time Dependent Dielectric Breakdown
(TDDB) and Time Zero Dielectric Breakdown (TZDB). TDDB is done by C-V
measurement. Before measurement starts, the oxide is stress under -30 V and the stress
time are lOs, 20 s, 50 s, 100 s, and 200 s. After the stressing time, measurement of C-V
value was begins from -40 to 0 V. The d~formation of C-V plot in different stress time
is recorded and discussed.
TZDB are done by I-V measurement on different cells in one samples under same
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applied voltage. Tunneling current in different places are being measure in same
applied voltage. The parameter, such as step size and frequency of scan will be carried
out same as the I-V measurement. Therefore, the cumulative number of breakdown at
same applied electric field can be obtained.
Chapter 4 Results and Discussion
This chapter presents results obtained in this research. The results will then discuss and
explain in detail to study the properties of the samples.
4.1 Si sample
As stated in Chapter 3, Si samples was primarily used to investigate the effect of
oxidation parameters used to produce SiOz film, such as oxidation time, supplied
voltage, and electrolyte's concentration.
4.1.1 Formation of anodic Si02 thin film
All experiment is done by using a constant voltage mode, which is explained in Chapter
3. The changes of current as a function of oxidation period are being recorded and the
result for sample 1,2, and 3 is shown in Fig 4.1, while result for sample 8 is shown in
Fig. 4.2. It has been observed that current is decaying as the oxidation time is increased,
this indicates that the substrate is being anodized and formation of oxide until a certain
period, the current would not change even the oxidation time is extended. This
indicates a diffusion rate is limiting the oxidation process. This observation is similar to
Mikami et al. (2005) work. Oxidation process will be stopped when this limiting rate is
dominated and no further increment of oxide thickness will be obtained. This is because
the amount of current passing through the oxide is not enough to activate any oxidation
process as proposed by Faraday Law (Sydnex~ 1975).
From Fig 4.1 also, it can be observed that sample 3 with highest voltage supplied have
the highest current (3.57 rnA) while sample 1 with the lowest supplied voltage shows a
lowest current (3.19 rnA). This proves that the current needed to enable the oxidation is
depends on the voltage supplied to the anodic samples. Due to the fact that higher
current strength in oxidation process provides higher oxidation rates (Sydney et aI,
1975), it can be summarized that oxidation rates are increased when the supplied
voltage is increased. These results can then prove by Filmetrics results in the next
section.
4.0
3.5
3.0
-« 2.5E
.........
-+oJ 2.0
c:
Q)
L.. 1.5L..::J
0
1.0
0.5
0.0
0
-0- 115V
-e- 120 V
-b- 125 V
100 200 300 400
Oxidation Time, t (8)
Figure 4.1 : Variation of current as a function of oxidation time for n-type Si sample 1
(115 V), 2 (120 V), and 3 (125 V).
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Figure 4.2 : Variation ofcurrent as a function of oxidation time for p-type Si sample 8.
Figure 4.2 shows that current pass through the oxide (l 0.6 rnA) when oxidation process
starts are higher than sample 1 (3.57 rnA). This is because sample 8 is p-type substrate,
while sample 1, 2, and 3 are n-type substrate. Due to the fact that amount of oxide
formed is proportional to current strength pass through oxide, it can be summarized that
p-Si have higher oxidation rate than n-Si. This is due to the excessive hole carrier in p_
type substrate, which easier to enables the oxidation process. Besides, from ~ilmetric
results, which will be presented in the next section, the film thickness of oxidized film
is greater when p-type wafer is used. Therefore, a smaller voltage and shorter oxidation
time has been used in p-type wafer will be used ifcompared to n-type wafer.
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4.1.2 Filmetric analysis
Three samples were being tested, which were sample 1 with 115 V, sample 2 with 120
V, and sample 3 with 125 V. From Fig. 4.3, it shows that oxide thickness in n-type Si is
increase when the applied voltage is increased. When voltage increases, current flows
through the sample is increased, and therefore causes the thickness of oxidized film to
increase.
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Figure 4.3 : Dependence ofoxide thickness and refractive index for n-type Si as a
function of supplied voltage.
The oxide thicknesses are also depends on oxidation time. Samples with oxidation time
,.
of 1, 3, and 6 minutes were being studies. From Fig. 4.4, it can be summarized that
when oxidation time is increased, the oxide thickness is also increased. The increases of
the oxide thickness become slower when the oxidation time becomes longer. This is
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due to the diffusion rate limited process which stated that the oxidation rate will
become constant after an optimum oxide thickness has been achieved.
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Figure 4.4 : Dependence of oxide thickness and refractive index for n-type Si as a
function ofoxidation time.
Figure 4.5 shows the dependence of oxide thickness to the change of electrolyte. From
the figure, it shows that as the concentration is increased, oxide thickness is also
increased in both investigated voltages. This is in agreement with Faraday Law [Eq
(2.1)], whereby oxide thickness is depending on the weight of reactant that is the
concentration of electrolyte. From these 3 parameters, the thickness range from 50 nm
,.
to 97 nm is able to obtain in different sample.
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Figure 4.5 : Dependence of oxide thickness on the change ofelectrolyte concentration.
Figure 4.3 and 4.4 also present the variation of refractive index (n) as a function of
supplied voltage to the cell and oxidation time, respectively. It is shows that refractive
index is decreasing as a function of both parameters. Figure 4.6 shows the dependence
of density, porosity, and dielectric constant as a function of voltage supplied. Since
density is having a direct dependence relationship with n [Eq. (3.9)], therefore, the
variation of density are same as refractive index for to both parameters. Besides, there
is a reverse relationship between oxide thickness with refractive index and density of
,.
oxidized film (Fig.4.6). In other word, refractive index is decreased as oxide thickness
increased. This is due to the increasing of oxide thickness, the defects of film become
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higher and decreasing the density of film. This can be shown by the analysis of porosity
in the film.
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Figure 4.6 : Variation ofdensity, porosity, and dielectric constant value as a function
ofapplied voltage.
Figure 4.7 shows the dependence of density, porosity, and dielectric constant as a
function of oxidation time. Same as previous figure, the dependence of density and
dielectric constant to oxidation time are similar to refractive index. The porosity of the
film is increased when the density of film is decreased. As oxidation time is increased,
the oxide thickness is increased and produces more defects or void in the film.
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4.2 p-type 4H-SiC samples
As stated in Chapter 3, SiC samples were used to characterize the effect of annealing
temperature on Si02 film. The sample codes and their parameters are shown in Table
3.2. The discussion of SiC samples will begin with oxide fonnation, followed by FTIR
analysis, XRD analysis, optical microscope observations, and SEM and EDX analysis.
It will then continue by Filmetric analysis, which includes results, such as oxide
thickness, refractive index, density, porosity, and dielectric constant value. The last part
of the analysis is on electrical analysis and the discussion will be divides into 3 sections,
which are I-V and C-V measurement, C-AFM analysis, and reliability testing.
4.2.1 Formation of anodic SiOzthin film
Same as Si samples, all experiment was prefonned done by using a constant-voltage
mode. The anodization parameters for SiC samples are listed below and it was similar
to the parameter used to prepare samples 8. This parameter is expected the minimum
condition to start the anodization in order to growth oxide film on top of wafer. Besides,
it is expected to obtained thinner oxide in range of 100 nm with this parameter due the
carrier concentration of SiC is lower than Si.
a. Supplied Voltage - 20 V
b. Oxidation Time - 30 s
c. Electrolytes Concentration - 10 gil
The changes of current in oxidation period are being recorded and the result for sample
N600 is shown in Fig 4.8. Same as Si samples, a diffusion-rate-limited process is
observed. Compare to sample 8, which is p-type Si wafer (I = 10.6 rnA), the current
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flow for samples p-type SiC (I = 4.9 rnA) are much lower. This is due to the dopants
concentration for SiC (N=1.2 x 1016) is far more less than Si (N=1019). In other words,
oxidation rate for SiC are much slower than Si substrate. In other words, using same
parameter as p-type SiC will produce a thinner oxidized film than p-type Si substrate.
5.0 r--------- --,
4.8
4.6
..-.. 4.4
«E 4.2
- 4.0
.....ffi 3.8
~
:5 3.6
(J 3.4
3.2
3.0
2.8 L..--...L..-_--L.__.L-_...L.._---"__...L-_--&.._-....I
o 5 10 15 20 25
Oxidation Time, t (5)
30 35
Figure 4.8 : Variation ofcurrent as a function of oxidation time for sample annealed at
600°C.
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4.2.2 FTIR analysis
As stated in chapter 3, FTIR is used to characterize chemical bonding of substances
exists in the samples, which shown a finger print for the substances exists in the
samples. Each SiC samples are being characterized using this technique.
Figure 4.9 shows the FTIR transmittance curve for samples annealed at 500, 600, 700,
and 800 DC with comparison to the blank p-type SiC. The inset figure shows the full
scan range. From Fig. 4.10, it is able to observe that shows that of Si-C bonding (630
cm-
I
) (Lau, 1999) is appeared in every sample. This is due to the SiC wafer. Meanwhile,
there is a detection of Si-O-Si (rocking) peak (460 cm-I) (Lau, 1999) in every oxidized
sample. In blank wafer, there is no detection of this peak. This can be concluded that
the oxidation process has successfully produced SiOz films in every sample. On the
other hand, detection of Si-H peak (2342 cm-\ which is considered as water
contamination is observed in blank SiC. This peak is hardly detected in annealed
samples.
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4.2.3 XRD analysis
Figure 4.10 shows the XRD results for samples prepared at different annealing
temperatures.
Si02, Quartz (104)
SiC (200) &Si02, Quartz (102)
SiC (220)
-
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Figure 4.10 : XRD results for samples annealed at 500, 600, 700, and 800°C p-type
SiC.
Figure 4.10 shows that there are 3 peaks detected in most of the samples, which are
located close to 44°, 65° and 82°. The peaks are then matched with 2 reference peaks in
Table 4.1.
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Table 4.1 : Reference peak of detected peak in XRD analysis.
leDD Material h k I d ( ) 29 (0)
reference
number
00-049-1623 SiC 2 0 0 2.05500 44.029
00-049-1623 SiC 2 2 0 1.44600 64.378
01-070-2540 Sia2 I 0 2 2.04518 44.252
01-070-2540 Sia2 I 0 4 1.17548 81.886
From Table 4.1, it is able to observe that near 44°, there is an overlapping between 2
peaks, which is 44.028° of SiC (200) and 44.252° of Si (102). Besides, detection peak
near 64° and 82° are refers to SiC (220) and Sia2 (104), respectively.
Tables 4.2 summarized the peaks matching with sample and their intensity. From Table
4.2, it is able to observe that SiC and Sia2 peaks are detected. This is in agreement with
the FTIR results presented earlier. Detection of peak near 44° is shown an overlapping
between SiC and Sia2 peaks as discussed in Table 4.1. Therefore, the detection of Sia2
is done by observations in intensity of peak near 82°. ICDD-references of these two
materials are given in appendix.
Table 4.2 : Intensity ofeach peaks detected in p-type 4H-SiC samples.
Samples Peaks intensity (counts)
SiC (200) & SiOz, SiC (220) SiOz, Quartz (104)
Quartz (102)
2 {) (') Intensity 2 {) (') Intensity 2 {) (0) Intensity
N500 44.3283 28.76 N.D. N.D. 82.0016 4.67
N600 44.3858 27.05 N.D. N.D. 82.1799 7.31
N700 44.2706 25.02 64.6971 6.81 N.D. N.D.
N800 44.3523 23.57 N.D. N.D. 82.0163 5.95
*N.D. = not detectable
Figure 4.11 shows the relationship between crystallite size of Si02 and annealing
temperature for samples annealed in different temperatures. The calculation of
crystallite size is made based on Eq (3.4) in Chapter 3. The peaks used for the
calculation of crystallite size of anodic oxidized film are Si02 (104), which located near
82°. Since the crystallite size of sample annealed at 700°C was unable to be calculated,
no concrete conclusion can be made in the effect of annealing temperature on the
crystallite size.
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4.2.4 Optical microscope analysis
Under optical microscope observation, a confirmation of surface changes in tenns of
color can be observed. The color changes show the differences between oxidized
surfaces and blank wafer. Besides, under the observations, physical quality of film can
also be determined. Figure 4.12 shows the observations of sample annealed in 700°C at
edge of oxidized surface (left) and oxidized surface (right) of the sample by different
magnifications. From Fig 4.12, different of color in left figure, shows the different area
of observations. Blue color shows the oxidized film while the others are blank SiC
substrate. Meanwhile, the right figures show the observation at the center of the
oxidized film. No obvious defects, such as voids and cracks, are detected. It can be
summarized that good quality anodic Si02 films have been fabricated.
(a)
SiC Si02
Figure 4.12 : Optical microscope observation under magnification of (a) 50X, (b)
100X, (c) 200X (d) 500X in edge (left) and middle (right) of oxidized area.
(b)
(c)
(d)
Figure 4.12 : Optical microscope observation under magnification of (a) 50X, (b)
lOOX, (c) 200X (d) 500X in edge (left) and middle (right) of oxidized area.
4.2.5 SEM & EDX analysis
In this section, all p-type 4H-SiC samples are being observed under SEM to reveal the
surface morphology of anodic SiOz film on 4H-SiC. Figure 4.13 shows the SEM results
for all samples in 2 different magnifications, which are 5000X and 20000X.
(b)
Figure 4.13 : SEM images for samples annealed at (a) 500°C, (b) 600 DC, (c) 7000C,
and (d) 800°C in 5000X and 20000X magnification.
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Figure 4.13: SEM images for samples annealed at (a) 500°C, (b) 600 °C, (c) 700°C,
and (d) 800°C in 5000X and 20000X magnification.
From Fig. 4.13, it is unable to observe any obvious defects, such as cracks and void,
from the SEM's micrograph. This can be concluded that the physical quality of the
films formed by anodic oxidation is better than the previous reports (Mikami et al.,
2005).
Table 4.3 summarized the EDX results of call SiC samples. From Table 4.3, it shows
that there is a significant difference in both weight percent (wt%) and atomic percent
(at%) of oxygen (0). The differences in the percentage of 0 element show the
difference of SiOz film in SiC wafer. In other words, increment of percentage of
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oxygen elements shows the increment of contain of Si02 film in the samples. There is
no significant relationship or conclusion can be made from the EDX results.
Table 4.3 : EDX results of each element contain in p-type 4H-SiC samples.
Sample Si (Wt%) C(Wt%) o (Wt%) Si (At%) C (At%) o (At%)
N500 74.07 17.28 8.65 57.13 31.16 11.71
N600 74.91 14.87 10.23 58.70 27.24 14.07
N700 75.48 16.07 8.46 59.02 29.38 11.61
N800 74.11 22.26 3.63 55.92 39.27 4.81
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4.2.6 AFM analysis
Figure 4.14 presents the 3-dimensiona1 surface topography of samples annealed at
different temperatures. An area of 5 x 5 Ilm2 has been used for this analysis. From the
figure, it is able to observe that surface roughness of oxidized film is reducing as a
function of annealing temperature. In other words, as annealing temperature increases,
surface of oxidized film become smoother. When oxidation process begins, Si from p_
type 4H-SiC will be consumed to form Si02 while leaving C element. Analysis ofAFM
images in Fig. 4.14 reveals the presence of protrusions (Cheong et ai., 2003). These
platelet-shaped inhomogeneties were suggested to be the C protrusions formed during
the anodic oxidation. These protrusions are the main source to the surface roughness.
A post annealing process is effective in releasing C clusters as CO or CO2, which will
then reduce the density and size of protrusions formed in the surface. In higher
temperature, the removal process is more effective and therefore, surface roughness
observed in AFM images are been enhanced.
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Figure 4.14: AFM results for sample (a) N500, (b) N600, (c) N700, and (d) N800.
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Figure 4.14 : AFM results for sample (a) N5QO, (b) N600, (c) N700, and (d) N800.
Root-means-square roughness (RMS) results, is shown in Fig. 4.15. From the figure, it
is able to observe that the maximum value for RMS is 3.20 nm. This value are far more
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lower if compared with anodic Si02 film reported by Mikami et aI. (2005), which give
a result of 30 nm. This result indicates that the surface roughness of the anodic Si0
2
film in this work is reduced more than 10 times than the results obtained in earlier
studies. In other words, quality of surface films has been improved in work. Although
there is a significant decrease in RMS for anodic Si02, it is still consider high if
compared with both dry oxide (0.5778 nm) and nitrided oxide (0.1322 nm) (Cheong et
aI.,2003).
On the other hand, as temperature increased, RMS value is decreased. These reverse
relationships are in agreement with the topography analysis, which indicates that the C
clusters are being released from the annealing process. The forming of protrusions
become lesser as annealing temperature is increased. This result indicates that with
higher annealing temperatures, surface of oxidized film become smoother and quality
of the film being improved.
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4.2.7 Filmetrics analysis
Filmetrics provide primary information on thickness and refractive index (n) values of
the oxidized film. From these primary results, secondary output, such as density,
porosity, and dielectric constant of oxidized film can be calculated. From these results,
the effectiveness of anodic oxidation, quality of film, and relationship between oxide
thickness with other results can be established.
4.2.7.1 Thickness of oxidized film
Figure 4.16 shows the deviation for oxide thickness in samples. Both oxide thicknesses
before and after annealing were being measured. Deviations for samples are obtained
by different measuring location in a same sample. An oxide thickness range from 90
nm to 125 nm is able to obtain from oxidation process after annealing. From Fig. 4.16,
it is able to observe that there is shrinkage of the oxidized films through out all of the
annealing temperatures. This is due to densification of the film in annealing process.
The densification of the film reduced the oxide thickness and enhanced the properties
of the film. The analysis of shrinkage percentage as a function of annealing temperature
is being carried out and the result is shown in Fig 4.17. Besides, relationships between
shrinkage of oxide thickness with oxide thickness itself are also being studied and
result is shown in Fig. 4.18.
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Figure 4.16 : Deviation of oxide thickness before and after annealing in samples.
From Fig. 4.17, it is shows that percentage of shrinkage in the oxide is annealing
temperature independent. Therefore, it can be summarized that changes of annealing
temperature did not have any effect on the percentage (%) shrinkage in oxidized film.
Meanwhile, an interesting finding shows that % shrinkage of the oxidized film is
directly depending on the average thickness of the oxide (Fig 4.18). The x.2 value of the
plot is 0.92. This result indicates that % shrinkage of oxide films are nearly linear
dependent on the average oxide thickness. When oxide thickness is increased, %
~
shrinkage is reduced.
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Figure 4.18 : Percentage of shrinkage in oxidized film versus average oxide thickness.
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4.2.7.2 Refractive index (n), density (p), porosity (IT), and dielectric constant (k)
Figure 4.19 shows the deviation of n values for samples annealed at different
temperature. From Fig 4.19, n value of oxidized film is decreased as annealing
temperature is increased. Thermal Si02 reference n value at 1.46 (Restelli et aI., 1974)
is used as a reference. The decreasing in n value as a function of annealing temperature
may due to the evaporating of water element and other impurities, such as C clusters.
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Figure 4.19: Deviation ofreftactive index before and after annealing.
Figure 4.20 shows the variation of film density, porosity, and dielectric constant as a
function of the annealing temperature. From the figure, it is able to observe that density
of oxidized film before 700 °c is decreasing as annealing temperature increased. At 800
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°c, there is a slightly increased in density of oxidized film. This can be explained by a
sponge model. In anodic oxidation, Si02 film has formed in the surface of substrate.
This oxidized film is mix with impurities, such as water contaminant, electrolyte
contaminant, and C clusters. Similar as a sponge, the contaminant is absorb by oxidized
film especially water contaminant, which shown in Fig. 4.21. In annealing process,
these contaminant are been evaporated out from the oxidized film (sponge) and leaving
pores inside the film as shown in Fig. 4.21. Higher the annealing process, the removal
process becomes more effective and more contaminant is evaporated out from the
oxidized film. It can be observed that the removal process is nearly complete in 700°C
as the density of film becomes lowest. The increase of density in 800 °c may due to the
further densification of oxidized film and structure collapsed to increase the shrinkage
of the film as shown in Fig. 4.21. The shrinkage process is able to close some pores of
the contaminant. Besides, the changes of pores shapes also able to increase the density
of the film. The results of all the density are less than the theoretical value of density,
which is 2.2772 gcm-3• This is due to the elimination of contaminant, which leaving the
pores in oxidized film and decrease the density values.
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Figure 4.20 : Deviation of density, porosity, and dielectric constant as a function of the
annealing temperatures.
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Figure 4.21 : Sponge model for oxidized films.
Figure 4.20 shows the deviation of porosity as a function to the annealing temperature.
The porosity is increased from 500°C to 700 °c and a slightly decrease has been
observed in 800°C. Therefore, it can be explained by the sponge model, which has r
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been proposed earlier. The pores are caused by the elimination of contaminant in
annealing process. The increase of temperature allows more contaminant to be
evaporated out and therefore producing a higher density of pores. The slightly
decreasing trend is due to the compaction or densification of pores. The variation of
porosity percentages are about 5 % throughout the annealing temperature. This change
is insignificant and it can be concluded that by increasing annealing temperature, it did
not gives any significant in the porosity percentage.
Besides, Fig. 4.20 shows the deviation of dielectric constant (k) as a function of the
annealing temperature. The theoretical value of k is 3.90 for thermal Si02• The
variation between results obtained and theoretical value is due to the pores available in
oxidized film. The k value has same variation curve with density. This is due to the k
value is directly depending to density of the film as shown in Eq. (3.11).
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4.2.8 Electrical properties
This section presents the electrical characterization results of all p-type 4H-SiC samples.
There are 3 kinds of characterization that have been performed, which is high
frequency C-V measurement, I-V measurement, and C-AFM measurement.
4.2.8.1 C-V and I-V meaurements
Figure 4.22 shows a normalized high frequency capacitance-voltage (C-V) curve for
samples annealed at different annealing temperatures with the ideal C-V curve. The VFB
and CFB value is extract from the ideal curve and give values of 0 V and 8.8 pF,
respectively. The ideal cure has been obtained based on Schroder et al., 1998.
-40 -30 -20 -10 0
Voltage, V (V) 10 20
Figure 4.22 : Normalized C-V curve samples p-type 4H-SiC annealed in different
temperatures and ideal C-V curve.
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From the C-V curve of each sample, effective oxide charge density (Qefr) and slow trap
density can be calculated. The results are shown in Figs. 4.23 and 4.24.
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Figure 4.23: Variation ofQeffas a function of annealing temperature.
From Fig 4.23, it is able to observe that the Qeff is decreasing with the increasing of
annealing temperature. The relationship between Qeff and annealing temperature is
almost linear with r2 value of 0.97. Meanwhile, slow trap charge density shows a linear
increasing value with annealing temperature (Fig. 4.24). The r2 of the curve is 0.91.
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Figure 4.24 : Variation of slow trap charge density as a function of annealing
temperature.
Figure 4.25 shows the leakage current density-electric field (J-E) curve for samples
annealed at different temperatures. The results are obtained from current-voltage (I-V)
measurement.
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Figure 4.25: J-E curves for samples annealed at different temperatures.
From the curve, it is able to observe that leakage current density is decreasing with
annealing temperature. The relationship between leakage current density at electric
field of 6 MVcm-1 with annealing temperature is shown in Fig. 4.26. From the figure, it
is able to observe that the leakage current density is reduced as the annealing
temperature is increased. This indicates that oxidized film with higher annealing
temperature have lower leakage current density in same applied electric field.
,.
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Figure 4.26: Variation ofleakage current density at 6 MVcm-) as a function of
annealing temperature.
From Fig. 4.26, it is observed that the oxidized film can withstand the applied electric
field with low leakage current is observed in samples with higher annealing
temperature. This phenomenon may be due to 2 reasons, which are :
(a) 3-dimensional mechanical-electrical stability in the films
(b) Increase of positive slow trap charge density that is able to neutralize the
negative charge inject to the oxidized film.
From Fig. 4.24, the slow trap charge density is increasing as a function of annealing
temperature. Therefore, it can be concluded that the oxidized film have low leakage
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current density at same applied electric field are due to the second reason. The slow
trap near interface capture the negative charge or electron injected into the films and
prevent leakage of electron through the film. Therefore, the leakage current of higher
annealing temperature samples becomes lower than the others.
The decreasing of leakage current density with temperature is stop at 700°C, where
800 °C is having a similar leakage current density to the temperature. This can be
related to physical results, such as the increasing of crystallite size and the decreasing
of the RMS roughness value. First, the variation of leakage current density in different
annealing temperatures with the increasing of crystallite size as a function of annealing
temperatures will be discuss. Grain boundaries, which is source of leakage current
because of the traveling of electron in there is decreased with the increasing of
crystalline size. Therefore, with the increasing of crystalline size, chance of leakage
current through grain boundaries is lower. This is an agreement to the results ofleakage
current density shown in Fig. 4.26. Besides, in sample annealed at 700°C and 800 °C,
the crystalline sizes are remains nearly constant without changes, therefore the JE
curves of these 2 samples are nearly the same.
Another supportive reason to this variation of J-E profiles is RMS roughness results.
Fig. 4.15 shows that the RMS of oxidized film is decreased as annealing temperature
increased. In the previous explanation, the roughness of surface is decreased because of
the releasing of C clusters.which form protrusions in the surface. When more C atoms
,.
are releasing, the C atoms in interface are decreasing. Therefore, a decreasing of Qeff is
occur (Afans'ev et ai., 2003). This is similar to variation of leakage current density,
which showing that it is decreasing as annealing temperature increased. Besides, at
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annealing temperature of 700 °c and 800 °c, the leakage current density is remains
same. This is also able to be observe in RMS value which shows that insignificant
changes of roughness in both of these annealing temperature. The observations is again
proves the relationship between RMS roughness value to leakage current density.
4.2.8.2 C-AFM analysis
Figure 4.27 shows the J-E curves obtained by C-AFM measurements. From the curve,
leakage currents density is reduce with the increasing of annealing temperature. These
J-E profiles are similar to the profiles in J-E measurement as stated before. The analysis
of current density at 6 MVcm-1 and shows that the leakage current is lower in high
annealing temperature. The results has once again proves the stability for leakage
current density as a function ofannealing temperature.
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Figure 4.27 : JE curve from C-AFM measurements for p-type 4H-SiC samples.
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4.2.8.3 Reliability test
There are 2 types of reliability tests in electrical characterization which is time
dependent dielectric breakdown (TDDB) and time zero dielectric breakdown (TZDB).
4.2.8.3.1 TDDB
Figure 4.28 shows the stressed high frequency C-V curve for samples N500 and N800.
The stress testing is carried out at -30 V in different times. From Fig. 4.28 (a), the C-V
curve starts to deform at stress time more than 100 s in N500 sample. However, from
Fig 4.28 (b), the C-V curve remains almost the same until stress time at 200 s.
Therefore, it can be concluded that N800 has higher reliability compare to N500. The
degree of deformation or failure under different stressing time can be reflected by the
built in charge (Fig. 4.29).
,.
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Figure 4.29 : Effective oxide charge density (Qeff) in different stress times for samples
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From Fig. 4.29, the QetT for samples annealed at 800 °C is almost constant from 5 s to
200 s. The deformation in sample annealed in 600 °C and 700 °C are not much but an
increasing of QetT has been found when stress time is increased. However, for N500, a
very high increasing trend of QetT with stress time increased can be observed. The
increasing of QetT with the stressing time reflects the stability and reliability of the
oxidized films that have been produced. In other word, N800 have the best reliability
,.
performance if compared to others.
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Besides, it is also able to explain by RMS roughness value. As stated before, the RMS
value is decreased when annealing temperature is increased due to the removal of C
clusters in the oxidized film. As proven in previous results, Qeff is reducing when RMS
value is decreasing due to the releasing of C atoms in oxidized film from interface.
Therefore, it can be concluded that with lower RMS roughness value in higher
annealing temperature, the Qeff of the film becomes lesser and therefore enhanced the
reliability properties of the oxidized film.
4.2.8.3.2 1r~])]J
Figure 4.30 shows that the accumulative number of failure at current density of 10-5
Acm·
2
at different applied electric field. The testing is obtained from 10 different cells
of the samples. From the figure, it can be observed that failure (leakage currents) occur
at same electric field are increasing as the annealing temperature increased. The
analysis is done in applied electric field of 2 MVcm-1 and the result is shown in Table
4.4.
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Table 4.4: Number of failure at applied electric field of2 MVcm-1 in different
annealing temperature.
Number of failure Annealing Temperature (0C)
10 500
9
. 600
7 ., 700
6 800
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From Table 4.4, it is able to observe that the number of failure for the cell at 2 MVcm-1
is decreasing as the annealing temperature is decreased. This shows that the reliability
of the samples is increased with the annealing temperature. This is an agreement with
the TDDB reliability characterization, as stated in previous section.
4.2.8.4 Current Conduction Mechanism
Figures 4.31 shows the FN plot of samples annealed in different temperatures. A linear
relationship between In(J/E2) and lIE has been obtained in the figure. The linear
relationship is a good indication that the injected electron, from SiC, has tunneled
through a triangular oxide barrier, which showing a FN tunneling mode in the leakage
current. The barrier height, <DB of each curve is shown in Fig. 4.32.
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From Fig. 4.31, it is able to observe that <DB is increased as the temperature increased
along with the RMS roughness value, which stated that the releasing of C clusters in
and closer to the theoretical value, which is 2.60 eV. This is due to the reduction ofQetr
higher annealing temperature.
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Chapter 5 Conclusion and Suggestion
5.1 Conclusion
In conclusion, anodic Si02 thin film was successfully fabricated in both p-, n-type Si,
and p-type 4H-SiC. The thickness range of formed Si02 film is in 50 nm to 125 nm
(50-97 nm for Si sample and 90-125 nm for SiC sample). In preparing of Si samples, it
can be concluded that the anodic oxidation process are depend on a few parameters,
which are applied voltage, oxidation time, and electrolyte concentrations. The
dependence of these parameters are followed the Faradays Equation. The anodization
parameter for SiC samples are 20 V, 30 s, and 10 gil.
Effect of annealing for anodic Si02 thin film on p-type 4H-SiC is prepared and
characterized. FTIR analysis shows that Si-O-Si bonding is detected near wavenumber
of 460 cm-I• XRD analysis presents that the detection of Si02 (104) and SiC (220).
Besides, EDX analysis shows the detection of Si, 0, and C elements. These 3 analysis
have show that the formation of Si02 on the substrate is successfully being carried out.
From surface morphology analysis by both optical microscope and SEM, Si02 thin film
without defects, such as voids and cracks are being detected. This chemical analysis
and surface analysis has proves the formation of anodic oxidized film.
For physical results, the XRD analysis shows the crystallite size of anodic film are
increasing with annealing temperature, while ,from AFM results, the surface roughness
and RMS roughness value are decreasing as annealing temperature increased. Surface
roughness improvement is due to the releasing of C clusters and reduction in forming
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protrusions in the surface. The lowest RMS value for the film is around 1.0 nm which
shows is around 30 times improvement from the previous works.
From Filmetrics results, the thickness ranges of the oxide formed are 98 - 123 nm.
Shrinkage after annealing process has been investigated and the results show the
shrinkage is proportional to the oxide thickness. Besides, refractive index for the films
is being obtained and calculation of density, porosity and dielectric constant value is
being made. From the analysis, it shows that refractive index and density are decreasing
with annealing temperature until 700 DC while a slight increase at 800 DC. This is due to
the evaporation of contamination, which is explained by sponge model. The pores left
by elimination of contamination being shrink and slightly increased the density at 800
DC. The variation of both density and porosity is insignificantly dependent to annealing
temperature.
Lastly, electrical analysis shows that leakage current density in same applied electric
field is reducing as the annealing temperature increased. These results are related to
crystallite size and RMS value together with the reducing in QetT as annealing
temperature increased. C-AFM analysis shows a similar trend on normal I-V
measurement which shows an agreement to electrical analysis. On the other hand,
reliability analysis shows a increment in reliability as annealing temperature increased
from both TDDB and TZDB analysis. The current conduct mechanism in anodic SiOz
thin film is due to F-N tunneling.
,.
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5.2 Further Investigation
Since the fabrication and characterization of anodic Si02 thin film on p-type 4H-SiC is
not under intensive investigation, some area of improvement should be carried out in
future investigation to improve and optimize the characteristics of the film.
a. A model for dependence of parameter, such as electrolyte temperature, effects of
additive and usage of UV light to generate electron-hole pairs in substrates have to
be studied.
b. Further investigation on different electrolytes and its effect on the thin film.
c. N-type 4H-SiC which having less donor carrier can be investigated to fabricate
anodic oxidized films.
d. Further investigation on annealing time and temperature under different ambient
can be carried out.
e. Effect on rapid thermal annealing can be characterized.
f. Detailed study on current conduct mechanisms have to be carried out on anodic
oxidized film with different thickness.
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Appendix A
XRD References
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Figure 1 : SiC (00-049-1623) reference pattern.
Figure 2: Si02 (01-070-2540) reference pattern.
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Calculation of electrolyte concentration
Phosphoric acid, 85%,
10010g/I=10x-
85
= 11.7647 g.
By mixing 11.7647 g to 1 I ofDI, 10 gil can be obtained.
I
)
I
All calculation is taken into account olp-type 4H-SiC samples annealed at 500°C.
Calculatin of crystallite size
From Eq. (3.8),
d = k)"
FWHM cos ()
d = 0.94x1.54xl0- IO
7i0.96x-eos(82.0016)
180
d = 11.45
Calculation of film density
From Eq. (3.9),
Film density, p = (n - 1) / 0.202
= (1.4201-1) / 0.202
= 2.0797 gem-3
,.
Calculation of porosity percentage
From Eq. (3.10),
Porosity, n = 1 - (p / ps)
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Slow Trap Density =
1
I
I
l
I
~
I
,
,
I
= 1 - (2.0797 /2.27)
= 0.0838 %
Calculation of dielectric constant
From Eq. (3.11),
k = 1+ 1.28p
= 1+ 1.28(2.0797)
= 3.6620
Calculation of effective oxide charge density
From Eq. (3.13),
= 15(1.55xl0-11)
Calculation of slow trap density
From Eq. (3.15)
LiVCox
qA
= (15.5-15.0) x 1.55xlO-11
= 48437500000 cm-2
,.
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